

SCAS279P-JANUARY 1993-REVISED JULY 2005

#### **FEATURES**


- Operate From 1.65 V to 3.6 V
- Specified From -40°C to 85°C, -40°C to 125°C, and -55°C to 125°C
- Inputs Accept Voltages to 5.5 V
- Max t<sub>pd</sub> of 4.3 ns at 3.3 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
   >2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C

- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)






SN74LVC00A ... RGY PACKAGE (TOP VIEW)



SN54LVC00A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

#### **DESCRIPTION/ORDERING INFORMATION**

The SN54LVC00A quadruple 2-input positive-NAND gate is designed for 2.7-V to 3.6-V  $V_{CC}$  operation, and the SN74LVC00A quadruple 2-input positive-NAND gate is designed for 1.65-V to 3.6-V  $V_{CC}$  operation.

The 'LVC00A devices perform the Boolean function  $Y = \overline{A \bullet B}$  or  $Y = \overline{A} + \overline{B}$  in positive logic.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

### SN54LVC00A, SN74LVC00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SCAS279P-JANUARY 1993-REVISED JULY 2005



#### **ORDERING INFORMATION**

T <sub>A</sub>	PAC	(AGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	QFN – RGY	Reel of 1000	SN74LVC00ARGYR	LC00A
		Tube of 50	SN74LVC00AD	
	SOIC - D	Reel of 2500	SN74LVC00ADR	LVC00A
		Reel of 250	SN74LVC00ADT	
-40°C to 125°C	SOP - NS	Reel of 2000	SN74LVC00ANSR	LVC00A
-40 C to 125 C	SSOP - DB	Reel of 2000	SN74LVC00ADBR	LC00A
		Tube of 90	SN74LVC00APW	
	TSSOP - PW	Reel of 2000	SN74LVC00APWR	LC00A
		Reel of 250	SN74LVC00APWT	
	CDIP – J	Tube of 25	SNJ54LVC00AJ	SNJ54LVC00AJ
–55°C to 125°C	CFP – W	Tube of 150	SNJ54LVC00AW	SNJ54LVC00AW
	LCCC – FK	Tube of 55	SNJ54LVC00AFK	SNJ54LVC00AFK

<sup>(1)</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

# FUNCTION TABLE (EACH GATE)

INP	OUTPUT	
Α	В	Y
Н	Н	L
L	Χ	Н
X	L	Н

### LOGIC DIAGRAM, EACH GATE (POSITIVE LOGIC)







SCAS279P-JANUARY 1993-REVISED JULY 2005

## Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	6.5	V
VI	Input voltage range (2)	Input voltage range <sup>(2)</sup>		6.5	V
Vo	Output voltage range <sup>(2)(3)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current			±50	mA
V <sub>CC</sub>	Continuous current through GND			±100	mA
		D package <sup>(4)</sup>		86	
		DB package <sup>(4)</sup>		96	
$\theta_{JA}$	Package thermal impedance	NS package <sup>(4)</sup>		76	°C/W
		PW package <sup>(4)</sup>		113	
		RGY package <sup>(5)</sup>		47	
T <sub>stg</sub>	Storage temperature range	·	-65	150	°C
P <sub>tot</sub>	Power dissipation <sup>(6)(7)</sup>	$T_A = -40^{\circ}C$ to 125°C		500	mW

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

The value of V<sub>CC</sub> is provided in the recommended operating conditions table.

The package thermal impedance is calculated in accordance with JESD 51-7.

The package thermal impedance is calculated in accordance with JESD 51-5.

For the D package: above 70°C, the value of P<sub>tot</sub> derates linearly with 8 mW/K. For the DB, NS, and PW packages: above 60°C, the value of P<sub>tot</sub> derates linearly with 5.5 mW/K.

### SN54LVC00A, SN74LVC00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES





### **Recommended Operating Conditions**(1)

			SN54LV	SN54LVC00A -55°C to 125°C	
			−55°C to		
			MIN	MAX	
\/	Supply voltage	Operating	2	3.6	V
$V_{CC}$		Data retention only	1.5		V
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 2.7 V to 3.6 V	2		V
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 2.7 V to 3.6 V		0.8	V
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	$V_{CC}$	V
	High lavel autout august	V <sub>CC</sub> = 2.7 V		-12	A
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 3 V		-24	mA
	Low lovel output ourrent	V <sub>CC</sub> = 2.7 V		12	A
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 3 V		24	- mA

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

### **Recommended Operating Conditions**(1)

					SN74L	.VC00A				
			T <sub>A</sub> =	$T_A = 25^{\circ}C$ $-40^{\circ}C$ to $85^{\circ}C$ $-40^{\circ}C$ to $125^{\circ}C$		$T_A = 25^{\circ}C$ $-40^{\circ}C$ to $85^{\circ}C$ $-40^{\circ}C$ to $125^{\circ}C$		o 125°C	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
\/	Supply voltage	Operating	1.65	3.6	1.65	3.6	1.65	3.6	V	
V <sub>CC</sub>		Data retention only	1.5		1.5		1.5		V	
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	$0.65 \times V_{CC}$		$0.65 \times V_{CC}$		$0.65 \times V_{CC}$			
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		1.7		1.7		V	
	input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		2		2			
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$		$0.35 \times V_{CC}$		$0.35 \times V_{CC}$		
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7		0.7		0.7	V	
	input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		0.8		0.8		
VI	Input voltage	·	0	5.5	0	5.5	0	5.5	V	
$V_{O}$	Output voltage		0	$V_{CC}$	0	V <sub>CC</sub>	0	$V_{CC}$	V	
		V <sub>CC</sub> = 1.65 V		-4		-4		-4		
	High-level	V <sub>CC</sub> = 2.3 V		-8		-8		-8	A	
I <sub>OH</sub>	output current	V <sub>CC</sub> = 2.7 V		-12		-12		-12	mA	
		$V_{CC} = 3 V$		-24		-24		-24		
		V <sub>CC</sub> = 1.65 V		4		4		4		
	Low-level	V <sub>CC</sub> = 2.3 V		8		8		8	A	
l <sub>OL</sub>	output current	$V_{CC} = 2.7 \text{ V}$		12		12		12	mA	
		$V_{CC} = 3 V$		24		24		24		

<sup>(1)</sup> All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCAS279P-JANUARY 1993-REVISED JULY 2005

### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

			SN54LVC00A	
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	–55°C to 125°C	UNIT
			MIN MAX	
	$I_{OH} = -100 \mu A$	2.7 V to 3.6 V	V <sub>CC</sub> - 0.2	
\/	L - 12 mA	2.7 V	2.2	V
V <sub>OH</sub>	$I_{OH} = -12 \text{ mA}$	3 V	2.4	V
	$I_{OH} = -24 \text{ mA}$	3 V	2.2	
	I <sub>OL</sub> = 100 μA	2.7 V to 3.6 V	0.2	
$V_{OL}$	I <sub>OL</sub> = 12 mA	2.7 V	0.4	V
	I <sub>OL</sub> = 24 mA	3 V	0.55	
I <sub>I</sub>	$V_I = 5.5 \text{ V or GND}$	3.6 V	±5	μΑ
I <sub>CC</sub>	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V	10	μΑ
$\Delta I_{CC}$	One input at $V_{CC}$ – 0.6 V, Other inputs at $V_{CC}$ or GND	2.7 V to 3.6 V	500	μΑ

### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

					S	N74LVC00A	\				
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	T <sub>A</sub> = 25°C		-40°C to 85°C		–40°C to 125°C		UNIT		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX		
	$I_{OH} = -100 \mu A$	1.65 V to 3.6 V	V <sub>CC</sub> - 0.2			V <sub>CC</sub> - 0.2		$V_{CC} - 0.3$			
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.29			1.2		1.05			
V	$I_{OH} = -8 \text{ mA}$	2.3 V	1.9			1.7		1.55		V	
V <sub>OH</sub>	I <sub>OH</sub> = -12 mA	2.7 V	2.2			2.2		2.05		V	
	10H = -12 IIIA	3 V	2.4			2.4		2.25			
	$I_{OH} = -24 \text{ mA}$	3 V	2.3			2.2		2			
	I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V			0.1		0.2		0.3		
	I <sub>OL</sub> = 4 mA	1.65 V			0.24		0.45		0.6	V	
V <sub>OL</sub>	$I_{OL} = 8 \text{ mA}$	2.3 V			0.3		0.7		0.85		
	I <sub>OL</sub> = 12 mA	2.7 V			0.4		0.4		0.6		
	I <sub>OL</sub> = 24 mA	3 V			0.55		0.55		0.8		
I <sub>I</sub>	$V_I = 5.5 \text{ V or GND}$	3.6 V			±1		±5		±20	μΑ	
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			1		10		40	μΑ	
Δl <sub>CC</sub>	One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND	2.7 V to 3.6 V			500		500		5000	μΑ	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		5						pF	

### SN54LVC00A, SN74LVC00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES





### **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

	PARAMETER				SN54LV	UNIT	
		FROM (INPUT)	TO (OUTPUT)	V <sub>cc</sub>	–55°C to 125°C		
			(331.31)		MIN	MAX	
		A or B	V	2.7 V		5.1	20
	r <sub>pd</sub> A of B	AUB	I	3.3 V $\pm$ 0.3 V	1	4.3	ns

### **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

							SN74L\	/C00A			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>cc</sub>	T,	T <sub>A</sub> = 25°C		-40°C to 85°C		–40°C to 125°C		UNIT
(IIII O1)	(0011 01)		MIN	TYP	MAX	MIN	MAX	MIN	MAX		
			1.8 V ± 0.15 V	1	6	12	1	12.5	1	14	
	A == D	V	2.5 V ± 0.2 V	1	4.6	5.9	1	6.4	1	7.9	
t <sub>pd</sub>	AUIB	A or B Y	2.7 V	1	4.3	4.9	1	5.1	1	6.5	ns
		3.3 V ± 0.3 V	1	3.5	4.1	1	4.3	1	5.5		
t <sub>sk(o)</sub>			$3.3~\text{V}\pm0.3~\text{V}$					1		1.5	ns


### **Operating Characteristics**

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	TYP	UNIT
			1.8 V	18	
$C_{pd}$	Power dissipation capacitance per gate	f = 10 MHz	2.5 V	18	pF
			3.3 V	19	




#### PARAMETER MEASUREMENT INFORMATION



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

**LOAD CIRCUIT** 

.,	INPUTS		.,	.,		_	.,	
V <sub>CC</sub>	V <sub>I</sub>	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	R <sub>L</sub>	$V_\Delta$	
1.8 V $\pm$ 0.15 V	v <sub>cc</sub>	≤ <b>2</b> ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	<b>1 k</b> Ω	0.15 V	
2.5 V $\pm$ 0.2 V	V <sub>CC</sub>	≤ <b>2</b> ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	500 Ω	0.15 V	
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	
3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \ \Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
5962-9753301Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
5962-9753301QCA	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
5962-9753301QDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
5962-9753301V2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
5962-9753301VCA	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
5962-9753301VDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
SN74LVC00AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC00ADBLE	OBSOLETE	SSOP	DB	14		TBD	Call TI	Call TI
SN74LVC00ADBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC00ADBRE4	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC00ADBRG4	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC00ADE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC00ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC00ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC00ADRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC00ADRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC00ADT	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC00ADTE4	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC00ADTG4	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC00ANSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC00ANSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC00APW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC00APWE4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC00APWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC00APWLE	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI
SN74LVC00APWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC00APWRE4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC00APWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM



### PACKAGE OPTION ADDENDUM

9-Oct-2007

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74LVC00APWT	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC00APWTE4	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC00APWTG4	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC00ARGYR	ACTIVE	QFN	RGY	14	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN74LVC00ARGYRG4	ACTIVE	QFN	RGY	14	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SNJ54LVC00AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54LVC00AJ	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54LVC00AW	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



w.ti.com 4-Oct-2007


### TAPE AND REEL BOX INFORMATION





		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
		Overall width of the carrier tape
Γ	P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package	Pins		Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC00ADBR	DB	14	SITE 41	330	16	8.2	6.6	2.5	12	16	Q1
SN74LVC00ADR	D	14	SITE 27	330	16	6.5	9.0	2.1	8	16	Q1
SN74LVC00ADR	D	14	SITE 41	330	16	6.5	9.0	2.1	8	16	Q1
SN74LVC00ANSR	NS	14	SITE 41	330	16	8.2	10.5	2.5	12	16	Q1
SN74LVC00APWR	PW	14	SITE 41	330	12	7.0	5.6	1.6	8	12	Q1
SN74LVC00ARGYR	RGY	14	SITE 41	180	12	3.85	3.85	1.35	8	12	Q1





Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
SN74LVC00ADBR	DB	14	SITE 41	346.0	346.0	33.0
SN74LVC00ADR	D	14	SITE 27	342.9	336.6	28.58
SN74LVC00ADR	D	14	SITE 41	346.0	346.0	33.0
SN74LVC00ANSR	NS	14	SITE 41	346.0	346.0	33.0
SN74LVC00APWR	PW	14	SITE 41	346.0	346.0	29.0
SN74LVC00ARGYR	RGY	14	SITE 41	190.0	212.7	31.75

### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## W (R-GDFP-F14)

### CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB



### FK (S-CQCC-N\*\*)

#### **28 TERMINAL SHOWN**

#### **LEADLESS CERAMIC CHIP CARRIER**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004




## D (R-PDSO-G14)

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.

Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.

F. Package complies to JEDEC MO-241 variation BA.






#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

## RGY (R-PQFP-N14)



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">https://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



### **MECHANICAL DATA**

### NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### DB (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

### PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

	Applications	
amplifier.ti.com	Audio	www.ti.com/audio
dataconverter.ti.com	Automotive	www.ti.com/automotive
dsp.ti.com	Broadband	www.ti.com/broadband
interface.ti.com	Digital Control	www.ti.com/digitalcontrol
logic.ti.com	Military	www.ti.com/military
power.ti.com	Optical Networking	www.ti.com/opticalnetwork
microcontroller.ti.com	Security	www.ti.com/security
www.ti-rfid.com	Telephony	www.ti.com/telephony
www.ti.com/lpw	Video & Imaging	www.ti.com/video
	Wireless	www.ti.com/wireless
	dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com www.ti-rfid.com	amplifier.ti.com  dataconverter.ti.com  dsp.ti.com  interface.ti.com  logic.ti.com  power.ti.com  microcontroller.ti.com  www.ti-rfid.com  www.ti-com/lpw  Audio  Automotive  Broadband  Digital Control  Military  Optical Networking  Security  Telephony  Video & Imaging

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated