
SCLS116D - DECEMBER 1982 - REVISED DECEMBER 2002

- Wide Operating Voltage Range of 2 V to 6 V
- Outputs Can Drive Up To 10 LSTTL Loads
- Low Power Consumption, 80-μA Max I_{CC}
- Typical t_{pd} = 13 ns
- ±4-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- Complementary Outputs
- Direct Overriding Load (Data) Inputs
- Gated Clock Inputs
- Parallel-to-Serial Data Conversion


description/ordering information

The 'HC165 devices are 8-bit parallel-load shift registers that, when clocked, shift the data toward a serial (Q_H) output. Parallel-in access to each stage is provided by eight individual direct data (A–H) inputs that are enabled by a low level at the shift/load (SH/ \overline{LD}) input. The 'HC165 devices also feature a clock-inhibit (CLK INH) function and a complementary serial (\overline{Q}_H) output.

SN54HC165...J OR W PACKAGE SN74HC165...D, DB, N, NS, OR PW PACKAGE (TOP VIEW)



SN54HC165 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74HC165N	SN74HC165N
	SOIC - D	Tube	SN74HC165D	HC165
-40°C to 85°C	3010 - 0	Tape and reel	SN74HC165DR	HC105
-40°C to 85°C	SOP - NS	Tape and reel	SN74HC165NSR	HC165
	SSOP – DB	Tape and reel	SN74HC165DBR	HC165
	TSSOP – PW	Tape and reel	SN74HC165PWR	HC165
	CDIP – J	Tube	SNJ54HC165J	SNJ54HC165J
–55°C to 125°C	CFP – W	Tube	SNJ54HC165W	SNJ54HC165W
	LCCC – FK	Tube	SNJ54HC165FK	SNJ54HC165FK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCLS116D - DECEMBER 1982 - REVISED DECEMBER 2002

description/ordering information (continued)


Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/LD is held high and CLK INH is held low. The functions of CLK and CLK INH are interchangeable. Since a low CLK and a low-to-high transition of CLK INH also accomplish clocking, CLK INH should be changed to the high level only while CLK is high. Parallel loading is inhibited when SH/LD is held high. While SH/LD is low, the parallel inputs to the register are enabled independently of the levels of the CLK, CLK INH, or serial (SER) inputs.

FUNCTION TABLE

	INPUT	FUNCTION	
SH/LD	CLK CLK IN		FUNCTION
L	Х	Х	Parallel load
Н	Н	Χ	No change
Н	Χ	Н	No change
Н	L	\uparrow	Shift [†]
Н	\uparrow	L	Shift [†]


[†] Shift = content of each internal register shifts toward serial output Q_H. Data at SER is shifted into the first register.

logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, N, NS, PW, and W packages.

typical shift, load, and inhibit sequence



SCLS116D - DECEMBER 1982 - REVISED DECEMBER 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}		0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (se	ee Note 1)	±20 mA
Output clamp current, IOK (VO < 0 or VO > VCO	c) (see Note 1)	±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})		±25 mA
Continuous current through V _{CC} or GND		±50 mA
Package thermal impedance, θ_{JA} (see Note 2):	D package	73°C/W
•	DB package	82°C/W
	N package	67°C/W
	NS package	64°C/W
	PW package	108°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

			SI	154HC16	55	SN74HC165		UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		2	5	6	2	5	6	V
		V _{CC} = 2 V	1.5			1.5			
V_{IH}	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V
		VCC = 6 V	4.2			4.2			
	Low-level input voltage	V _{CC} = 2 V			0.5			0.5	V
V_{IL}		V _{CC} = 4.5 V			1.35			1.35	
		VCC = 6 V			1.8			1.8	
٧ _I	Input voltage		0		VCC	0		VCC	V
٧o	Output voltage		0		VCC	0		Vcc	V
		V _{CC} = 2 V			1000			1000	
Δt/Δv‡	Input transition rise/fall time	V _{CC} = 4.5 V			500			500	ns
		VCC = 6 V			400			400	
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

[‡] If this device is used in the threshold region (from V_{IL}max = 0.5 V to V_{IH}min = 1.5 V), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at t_t = 1000 ns and V_{CC} = 2 V does not damage the device; however, functionally, the CLK inputs are not ensured while in the shift, count, or toggle operating modes.

SCLS116D - DECEMBER 1982 - REVISED DECEMBER 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		V	Т	A = 25°C	;	SN54H	IC165	SN74H	C165	LIAUT	
PARAMETER	lesi cc	NDITIONS V _{CC}		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
			2 V	1.9	1.998		1.9		1.9			
		I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4			
Voн	VI = VIH or VIL		6 V	5.9	5.999		5.9		5.9		V	
		I _{OH} = -4 mA	4.5 V	3.98	4.3		3.7		3.84			
		$I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.8		5.2		5.34			
		I _{OL} = 20 μA	2 V		0.002	0.1		0.1		0.1		
			$I_{OL} = 20 \mu A$	4.5 V		0.001	0.1		0.1		0.1	
V _{OL}	$V_I = V_{IH}$ or V_{IL}		6 V		0.001	0.1		0.1		0.1	V	
		$I_{OL} = 4 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33		
		$I_{OL} = 5.2 \text{ mA}$	6 V		0.15	0.26		0.4		0.33		
lį	$V_I = V_{CC}$ or 0		6 V		±0.1	±100		±1000		±1000	nA	
Icc	$V_I = V_{CC}$ or 0,	I _O = 0	6 V			8		160		80	μΑ	
C _i		_	2 V to 6 V		3	10		10		10	pF	

SCLS116D - DECEMBER 1982 - REVISED DECEMBER 2002

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			V	T _A =	25°C	SN54F	IC165	SN74H	IC165	LINUT
			VCC	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V		6		4.2		5	
fclock	Clock frequency		4.5 V		31		21		25	MHz
			6 V		36		25		29	
			2 V	80		120		100		
	SH/LD low	4.5 V	16		24		20			
	Dulas dunation		6 V	14		20		17		
t _W	Pulse duration		2 V	80		120		100		ns
		CLK high or low	4.5 V	16		24		20		
			6 V	14		20		17		
			2 V	80		120		100		
		SH/LD high before CLK↑	4.5 V	16		24		20		
			6 V	14		20		17		
			2 V	40		60		50		
		SER before CLK↑	4.5 V	8		12		10		ns
			6 V	7		10		9		
			2 V	100		150		125		
t _{su}	Setup time	CLK INH low before CLK↑	4.5 V	20		30		25		
			6 V	17		25		21		
			2 V	40		60		50		
		CLK INH high before CLK↑	4.5 V	8		12		10		
			6 V	7		10		9		
			2 V	100		150		125		
		Data before SH/ LD ↓	4.5 V	20		30		25		
			6 V	17		26		21		
			2 V	5		5		5		
		SER data after CLK↑	4.5 V	5		5		5		
	11.112		6 V	5		5		5		
th	Hold time		2 V	5		5		5		ns
		PAR data after SH/ LD ↓	4.5 V	5		5		5		
			6 V	5		5		5		



SCLS116D - DECEMBER 1982 - REVISED DECEMBER 2002


switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Vaa	T,	ղ = 25°C	;	SN54H	IC165	SN74H	C165	UNIT
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	6	13		4.2		5		
f _{max}			4.5 V	31	50		21		25		MHz
			6 V	36	62		25		29		
			2 V		80	150		225		190	
	SH/LD	Q _H or \overline{Q}_{H}	4.5 V		20	30		45		38	
			6 V		16	26		38		32	
	CLK	Q _H or $\overline{\mathbb{Q}}_{H}$	2 V		75	150		225		190	ns
^t pd			4.5 V		15	30		45		38	
			6 V		13	26		38		32	
		Q_H or \overline{Q}_H	2 V		75	150		225		190	
	Н		4.5 V		15	30		45		38	
			6 V		13	26		38		32	
			2 V		38	75		110		95	
t _t		Any	4.5 V		8	15		22		19	ns
			6 V		6	13		19		16	

operating characteristics, $T_A = 25^{\circ}C$

	PAR	RAMETER	TEST CONDITIONS	TYP	UNIT
Γ	C _{pd} Power dissipation capacitance		No load	75	pF

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r = 6 \text{ ns}$, $t_f = 6 \text{ ns}$.
- C. For clock inputs, $f_{\mbox{max}}$ is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLH and tpHL are the same as tpd.


Figure 1. Load Circuit and Voltage Waveforms



J (R-GDIP-T**)

14 LEADS SHOWN

CERAMIC DUAL-IN-LINE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, and GDIP1-T20



W (R-GDFP-F16)

CERAMIC DUAL FLATPACK




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP-1F16 and JEDEC MO-092AC

FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER




- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a metal lid.
 - D. The terminals are gold plated.
 - E. Falls within JEDEC MS-004



N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).


The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).


D. Falls within JEDEC MS-012

1

NS (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated