8-bit Microcontrollers

New 8FX MB95850K/860K/870K Series

MB95F856K/F866K/F876K

■ DESCRIPTION

The MB95850K/860K/870K Series is a series of general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers of these series contain a variety of peripheral resources.

■ FEATURES

• F2MC-8FX CPU core

Instruction set optimized for controllers

- · Multiplication and division instructions
- 16-bit arithmetic operations
- · Bit test branch instructions
- Bit manipulation instructions, etc.

Note: F²MC is the abbreviation of FUJITSU Flexible Microcontroller.

- Clock
 - · Selectable main clock source

Main oscillation clock (up to 16.25 MHz, maximum machine clock frequency: 8.125 MHz)

External clock (up to 32.5 MHz, maximum machine clock frequency: 16.25 MHz)

Main CR clock (4 MHz ±2%)

Main CR PLL clock

The main CR PLL clock frequency becomes 8 MHz ±2% when the PLL multiplier is 2.

The main CR PLL clock frequency becomes 10 MHz ±2% when the PLL multiplier is 2.5.

The main CR PLL clock frequency becomes 12 MHz ±2% when the PLL multiplier is 3.

The main CR PLL clock frequency becomes 16 MHz ±2% when the PLL multiplier is 4.

• Selectable subclock source

Suboscillation clock (32.768 kHz)

External clock (32.768 kHz)

Sub-CR clock (Typ: 100 kHz, Min: 50 kHz, Max: 150 kHz)

(Continued)

For the information for microcontroller supports, see the following website.

http://edevice.fujitsu.com/micom/en-support/



- Timer
 - 8/16-bit composite timer MB95F856K: 1 channel

MB95F866K/F876K: 2 channels

• 8/16-bit PPG

MB95F856K: 1 channel MB95F866K: 2 channels MB95F876K: 3 channels

- Time-base timer × 1 channel
- Watch counter × 1 channel
- Watch prescaler × 1 channel
- UART/SIO × 1 channel
 - Full duplex double buffer
 - Capable of clock-asynchronized (UART) serial data transfer and clock-synchronized (SIO) serial data transfer
- I²C bus interface × 1 channel
 - Built-in wake-up function
- External interrupt
 - MB95F856K: 6 channels MB95F866K: 8 channels MB95F876K: 10 channels
 - Interrupt by edge detection (rising edge, falling edge, and both edges can be selected)
 - Can be used to wake up the device from different low power consumption (standby) modes
- 8/10-bit A/D converter
 - MB95F856K: 4 channels MB95F866K: 6 channels MB95F876K: 8 channels
 - 8-bit or 10-bit resolution can be selected.
- Low power consumption (standby) modes

There are four standby modes as follows:

- Stop mode
- Sleep mode
- · Watch mode
- Time-base timer mode

In standby mode, two further options can be selected: normal standby mode and deep standby mode.

- I/O port
 - MB95F856K (no. of I/O ports: 21)

General-purpose I/O ports (CMOS I/O) : 17 General-purpose I/O ports (N-ch open drain) : 4

• MB95F866K (no. of I/O ports: 29)

General-purpose I/O ports (CMOS I/O) : 25 General-purpose I/O ports (N-ch open drain) : 4 • MB95F876K (no. of I/O ports: 45)

General-purpose I/O ports (CMOS I/O) : 41 General-purpose I/O ports (N-ch open drain) : 4

- On-chip debug
 - 1-wire serial control
 - Serial writing supported (asynchronous mode)
- Hardware/software watchdog timer
 - Built-in hardware watchdog timer
 - · Built-in software watchdog timer
- Power-on reset
 - A power-on reset is generated when the power is switched on.
- Low-voltage detection reset circuit
 - Built-in low-voltage detector (The combination of detection voltage and release voltage can be selected from four options.)
- Comparator × 1 channel



- Clock supervisor counter
 - Built-in clock supervisor counter
- Dual operation Flash memory
 - The program/erase operation and the read operation can be executed in different banks (upper bank/lower bank) simultaneously.
- Flash memory security function
 - Protects the content of the Flash memory.
- Touch sensor controller (TSC)
 - Adjacent Pattern Interference Suppression (APIS™)
 - Three modes in APIS: APIS mode 1, APIS mode 2 and APIS mode 3
 - Configurable Automatic Impedance Calibration (AIC™)

■ PRODUCT LINE-UP

4

Part number			
	MB95F856K	MB95F866K	MB95F876K
Parameter			
Туре		Flash memory product	
Clock supervisor counter	It supervises the main clock os	scillation and the subclock oscil	lation.
Flash memory capacity		36 Kbyte	
RAM capacity		1 Kbyte	
Power-on reset		Yes	
Low-voltage detection reset		Yes	
Reset input		Selected through software	
CPU functions	 Number of basic instructions Instruction bit length Instruction length Data bit length Minimum instruction execution Interrupt processing time 	: 8 bits : 1 to 3 bytes : 1, 8 and 16 bits on time : 61.5 ns (machine cloc	ck frequency = 16.25 MHz) c frequency = 16.25 MHz)
General-	• CMOS I/O : 17	• CMOS I/O : 25	• I/O port : 45 • CMOS I/O : 41 • N-ch open drain : 4
Time-base timer	Interval time: 0.256 ms to 8.3 s	s (external clock frequency = 4	MHz)
software	 Reset generation cycle Main oscillation clock at 10 The sub-CR clock can be us 	MHz: 105 ms (Min) ed as the source clock of the so	oftware watchdog timer.
	It can be used to replace three	,	
0/ TO DIL	4 channels		8 channels
A/D converter	8-bit or 10-bit resolution can be	<u> </u>	
	1 channel		2 channels
8/16-bit composite timer	 It has the following functions: capture function. 	as an "8-bit timer × 2 channels" interval timer function, PWC fu ed from internal clocks (seven t	nction, PWM function and input
Externel	6 channels	8 channels	10 channels
External interrupt		The rising edge, falling edge, an e device from different standby	d both edges can be selected.) modes.
iOn-chip debud	1-wire serial controlIt supports serial writing (asy	rnchronous mode).	



(Continued)											
Part number											
	MB95F856K		MB95F866K			MB95F8	76K				
Parameter											
	1 channel										
UART/SIO	 Data transfer with UART/SIC It has a full duplex double be generator and an error detection. It uses the NRZ type transfer LSB-first data transfer and M Clock-asynchronized (UART transfer is enabled. 	uffer, varia tion funct format. ISB-first d	able data len ion. ata transfer a	ıre availal	ole to u	se.					
	1 channel										
I ² C bus interface	 It has the following functions 	aster/slave transmission and receiving has the following functions: bus error function, arbitration function, transmission direction etection function, wake-up function, and functions of generating and detecting repeated TART conditions.									
	1 channels	2 channe	ls	3	3 chanr	nel					
8/16-bit PPG	Each channel can used as aThe counter operating clock						channel".				
	5 touch channels	8 touch c	hannels	1	12 touc	h channel	S				
Touch sensor controller (TSC)	 Two types of interrupt: GINT 8-bit resolution of touch strer Five DIO pins as direct touch Beep generation for tactile fe 	ngth data noutputs		nd TINT fo	or touch	n detection	1				
Watch counter	 Count clock: it can be select The counter value can be selewhen the clock source of one 	ected from	0 to 63. (The	watch co	unter c	an count f	or one minute				
Watch prescaler	Eight different time intervals ca	n be sele	cted.								
Comparator	1 channel										
Flash memory	It supports automatic programsuspend/erase-resume comments of the support of	mands. empletion of etecting the	of the operati e content of t	on of Em he Flash	beddec memor	d Algorithr y					
	Number of program/erase Data retention time	cycles	1000	10000		100000					
Standby mode	There are four standby modes Stop mode Sleep mode Watch mode Time-base timer mode In standby mode, two further ostandby mode.			10 year	<u> </u>	years y mode ar	id deep				
Package		F F F	PT-24P-M10 PT-24P-M34 PT-32P-M30 PT-48P-M49 PT-52P-M02								

■ PACKAGES AND CORRESPONDING PRODUCTS

Part number Package	MB95F856K	MB95F866K	MB95F876K
FPT-24P-M10	0	Х	Х
FPT-24P-M34	0	Х	Х
FPT-32P-M30	Х	0	Х
FPT-48P-M49	Х	Х	0
FPT-52P-M02	Х	Х	0

O: Available X: Unavailable

■ DIFFERENCES AMONG PRODUCTS AND NOTES ON PRODUCT SELECTION

• Current consumption

When using the on-chip debug function, take account of the current consumption of Flash program/erase. For details of current consumption, see "ELECTRICAL CHARACTERISTICS".

Package

For details of information on each package, see "

PACKAGES AND CORRESPONDING PRODUCTS" and "

PACKAGE DIMENSION".

· Operating voltage


The operating voltage varies, depending on whether the on-chip debug function is used or not. For details of operating voltage, see "


ELECTRICAL CHARACTERISTICS".


• On-chip debug function

The on-chip debug function requires that Vcc, Vss and one serial wire be connected to an evaluation tool.


■ PIN ASSIGNMENT







10



■ PIN FUNCTIONS (MB95850K SERIES)

D:	D:	I/O circuit	Function	l.	/O type		
Pin no.	Pin name	type*	Function	Input	Output	OD	PU
	PG2		General-purpose I/O port				
1	X1A	С	Subclock oscillation I/O pin	Hysteresis	CMOS	_	О
	DIO03		TSC touch ch. 3 direct output pin				
	PG1		General-purpose I/O port				
2	X0A	С	Subclock oscillation input pin	Hysteresis	CMOS	_	О
	DIO04		TSC touch ch. 4 direct output pin				
3	С	_	Decoupling capacitor connection pin	_	_	_	_
4	PF1	В	General-purpose I/O port	Unatarasia	CMOS		
4	X1	В	Main clock I/O oscillation pin	Hysteresis	CMOS	_	О
5	PF0	В	General-purpose I/O port	Hyatarasia	CMOS		0
Э	X0	Б	Main clock input oscillation pin	Hysteresis	CIVIOS	_	
6	Vss	_	Power supply pin (GND)	_	_	_	_
7	Vcc	_	Power supply pin	_	_	_	_
8	P71	F	General-purpose I/O port	Hysteresis/	CMOS		0
0	S05	Г	TSC touch ch. 5 input pin	analog	CIVIOS		
9	P70	F	General-purpose I/O port	Hysteresis/	CMOS		0
9	S04	Г	TSC touch ch. 4 input pin	analog	CIVIOS		
10	P67	F	General-purpose I/O port	Hysteresis/	CMOS		0
10	S03	Г	TSC touch ch. 3 input pin	analog	CIVIOO		
11	P66	F	General-purpose I/O port	Hysteresis/	CMOS		0
'''	S02	Г	TSC touch ch. 2 input pin	analog	CIVIOS		
12	P65	F	General-purpose I/O port	Hysteresis/	CMOS		0
12	S01	Г	TSC touch ch. 1 input pin	analog	CIVIOS		
13	P63	F	General-purpose I/O port	Hysteresis/	CMOS		О
13	AREF	Г	TSC reference input pin	analog	CIVIOS		
14	PF2	А	General-purpose I/O port	Hysteresis	CMOS	О	
14	RST	^	Reset pin	Tiysteresis	CIVIOS		
	P15		General-purpose I/O port				
15	INT00	G	External interrupt input pin	Hysteresis	CMOS	_	О
	UCK0		UART/SIO ch. 0 clock I/O pin				
	P14		General-purpose I/O port				
16	INT01	G	External interrupt input pin	— Hysteresis	CMOS		0
10	UO0	G	UART/SIO ch. 0 data output pin	Hysteresis	CIVIOS		
	DIO00		TSC touch ch. 0 direct output pin				
	P13		General-purpose I/O port				
17	INT04	J	External interrupt input pin	CMOS	CMOS	_	0
17	UI0	J	UART/SIO ch. 0 data input pin	CIVIOS	CIVIOS	_	
	DIO02		TSC touch ch. 2 direct output pin				

(Continued)

Din no		I/O circuit	Eurotion	I,	O type		
Pin no.	Pin name	type*	Function	Input	Output	OD	PU
	P46		General-purpose I/O port				
18	INT06	ĺ	External interrupt input pin	CMOS	CMOS	О	_
	SDA		I ² C bus interface ch. 0 data I/O pin				
	P47		General-purpose I/O port				
19	INT07	I	External interrupt input pin	CMOS	CMOS	О	_
	SCL		I ² C bus interface ch. 0 clock I/O pin				
	P04		General-purpose I/O port				
	AN00		8/10-bit A/D converter analog input pin	11 -1			
20	BEEP	Е	Beep output pin	Hysteresis/ analog	CMOS	_	О
	DIO01		TSC touch ch. 1 direct output pin				
	TO01		8/16-bit composite timer ch. 0 output pin				
	P05		General-purpose I/O port				
	INT05		External interrupt input pin				
21	AN01	F	8/10-bit A/D converter analog input pin	Hysteresis/	CMOS	_	0
	CMP0_N	_	Comparator ch. 0 inverting analog input (negative input) pin	analog			
	TO00		8/16-bit composite timer ch. 0 output pin				
	P06		General-purpose I/O port				
22	AN02	V	8/10-bit A/D converter analog input pin	Hysteresis/	CMOS		0
22	INT05 AN01 E CMP0_N TO00 P06 AN02 CMP0_O PPG00	Comparator ch. 0 digital output pin	analog	CIVIOS			
	PPG00		8/16-bit PPG ch. 0 output pin				
	P07		General-purpose I/O port				
	AN03		8/10-bit A/D converter analog input pin	Hysteresis/			
23	CMP0_P	K	Comparator ch. 0 non-inverting analog input (positive input) pin	analog	CMOS	_	О
	PPG01	CMP0_P	8/16-bit PPG ch. 0 output pin				
	P10		General-purpose I/O port				
24	DBG	Н	DBG input pin	Hysteresis	CMOS	О	_
	EC0		8/16-bit composite timer ch. 0 clock input pin				

Note:

OD: N-ch open drain

PU: Pull-up
O: Available

*: For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

■ PIN FUNCTIONS (MB95860K SERIES)

	<u> </u>	I/O circuit		I,	O type		
Pin no.	Pin name	type*	Function	Input	Output	OD	PU
1	PF1	В	General-purpose I/O port	Hyetoroeis	CMOS		0
'	X1	Ь	Main clock I/O oscillation pin	Hysteresis	CIVIOS		
2	PF0	В	General-purpose I/O port	Hyetorocie	CMOS		0
	X0	Ь	Main clock input oscillation pin	Hysteresis	CIVIOS		
3	Vss	_	Power supply pin (GND)	_	_	_	_
4	Vcc	_	Power supply pin	_	_	_	_
5	P73	F	General-purpose I/O port	Hysteresis/	CMOS		
5	S07	Г	TSC touch ch. 7 input pin	analog	CIVIOS		О
6	P72	F	General-purpose I/O port	Hysteresis/	CMOS		0
0	S06	Г	TSC touch ch. 6 input pin	analog	CIVIOS		
7	P71	F	General-purpose I/O port	Hysteresis/	CMOS		
'	S05	Г	TSC touch ch. 5 input pin	analog	CIVIOS		О
	P70	F	General-purpose I/O port	Hysteresis/	CMOS		
8	S04	Г	TSC touch ch. 4 input pin	analog	CIVIOS		О
9	P67	F	General-purpose I/O port	Hysteresis/	CMOS		
9	S03	Г	TSC touch ch. 3 input pin	analog	CIVIOS		О
10	P66	F	General-purpose I/O port	Hysteresis/	CMOS		
10	S02	Г	TSC touch ch. 2 input pin	analog	CIVIOS		О
11	P65	F	General-purpose I/O port	Hysteresis/	CMOS		0
''	S01	Г	TSC touch ch. 1 input pin	analog	OIVIOS		
12	P64	F	General-purpose I/O port	Hysteresis/	CMOS		О
12	S00	Г	TSC touch ch. 0 input pin	analog	CIVIOS		
13	P63	F	General-purpose I/O port	Hysteresis/	CMOS		0
13	AREF	Г	TSC reference input pin	analog	CIVIOS		
14	PF2	А	General-purpose I/O port	Hysteresis	CMOS	О	
14	RST	^	Reset pin	Tiysteresis	CIVIOS		
	P60		General-purpose I/O port				
15	EC1	G	8/16-bit composite timer ch. 1 clock input pin	Hysteresis	CMOS		О
	DIO00		TSC touch ch. 0 direct output pin				
	P15		General-purpose I/O port				
16	INT00	G	External interrupt input pin	Hysteresis	CMOS		О
	UCK0		UART/SIO ch. 0 clock I/O pin				
	P14		General-purpose I/O port				
17	INT01	G	External interrupt input pin	Hysteresis	CMOS	_	О
	UO0		UART/SIO ch. 0 data output pin				
	P13		General-purpose I/O port				
18	INT04	1	External interrupt input pin	CMOS	CMOS		0
10	UI0	J	UART/SIO ch. 0 data input pin	CIVIOS	CIVIUS		
	DIO02		TSC touch ch. 2 direct output pin				

Dia a	D:	I/O circuit	Formation	I,	/O type		
Pin no.	Pin name	type*	Function	Input	Output	OD	PU
	P46		General-purpose I/O port				
19	INT06	I	External interrupt input pin	CMOS	CMOS	О	_
	SDA		I ² C bus interface ch. 0 data I/O pin				
	P47		General-purpose I/O port				
20	INT07	I	External interrupt input pin	CMOS	CMOS	О	_
	SCL		I ² C bus interface ch. 0 clock I/O pin				
	P02		General-purpose I/O port				
21	INT02	G	External interrupt input pin	Hysteresis	CMOS		О
	TO10		8/16-bit composite timer ch. 1 output pin				
	P03		General-purpose I/O port				
22	INT03	G	External interrupt input pin	Hysteresis	CMOS	_	О
	TO11		8/16-bit composite timer ch. 1 output pin				
	P04		General-purpose I/O port				
00	AN00	_	8/10-bit A/D converter analog input pin	Hysteresis/	01400		
23	BEEP	E	Beep output pin	analog	CMOS	_	О
	DIO01		TSC touch ch. 1 direct output pin				
	P05		General-purpose I/O port	Lhustava sia /			
	INT05		External interrupt input pin				
24		Е	8/10-bit A/D converter analog input pin	Hysteresis/ analog	CMOS	_	О
		Comparator ch. 0 inverting analog input (negative input) pin	anarog				
	P06		General-purpose I/O port		CMOS	_	
05	AN02	17	8/10-bit A/D converter analog input pin	Hysteresis/			
25	CMP0_O	K	Comparator ch. 0 digital output pin	analog			О
	PPG00		8/16-bit PPG ch. 0 output pin				
	P07		General-purpose I/O port				
	AN03		8/10-bit A/D converter analog input pin	11 -1			
26	CMP0_P	K	Comparator ch. 0 non-inverting analog input (positive input) pin	Hysteresis/ analog	CMOS	_	О
	PPG01		8/16-bit PPG ch. 0 output pin				
	P44		General-purpose I/O port				
	AN06		8/10-bit A/D converter analog input pin				
27	TO00	K	8/16-bit composite timer ch. 0 output pin	Hysteresis/ analog	CMOS	_	О
	DIO03		TSC touch ch. 3 direct output pin	analog			
	PPG10		8/16-bit PPG ch. 1 output pin				
	P45		General-purpose I/O port				
	AN07		8/10-bit A/D converter analog input pin				
28	TO01	K	8/16-bit composite timer ch. 0 output pin	Hysteresis/	CMOS	_	О
	DIO04		TSC touch ch. 4 direct output pin	analog			
	PPG11		8/16-bit PPG ch. 1 output pin				



(Continued)

Din no	Pin name	I/O circuit	Function	I,	O type		
Fill lio.	Fillianie	type*	Function	Input	Output	OD	PU
	P10		General-purpose I/O port				
29	DBG	Н	DBG input pin	Hysteresis	CMOS	О	—
	EC0		8/16-bit composite timer ch. 0 clock input pin				
	PG2		General-purpose I/O port				
30	X1A		Subclock oscillation I/O pin	Hysteresis	CMOS	_	О
	DIO03		TSC touch ch. 3 direct output pin				
	PG1		General-purpose I/O port				
31	X0A	С	Subclock oscillation input pin	Hysteresis	CMOS		О
	DIO04		TSC touch ch. 4 direct output pin				
32	С	_	Decoupling capacitor connection pin	_	_	_	—

Note:

OD: N-ch open drain

PU: Pull-up O: Available

*: For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

■ PIN FUNCTIONS (MB95870K SERIES)

16

Pin	no.		I/O	,	I,	O type		
LQFP48*1	LQFP52*2	Pin name	circuit type*3	Function	Input	Output	OD	PU
1	1	PF1	В	General-purpose I/O port	Lluotorogia	CMOS		О
,	I	X1	Ь	Main clock I/O oscillation pin	Hysteresis	CIVIOS		U
2	2	PF1	В	General-purpose I/O port	Hysteresis	CMOS		О
2	۷	X0	Ь	Main clock input oscillation pin	Hysteresis	CIVIOS		U
3	3	Vss		Power supply pin (GND)	_	_	_	_
4	4	Vcc		Power supply pin	_	_		_
5	5	P77	F	General-purpose I/O port	Hysteresis/	CMOS		О
5	5	S11	Г	TSC touch ch. 11 input pin	analog	CIVIOS		U
6	6	P76	F	General-purpose I/O port	Hysteresis/	CMOS		О
0	O	S10	'	TSC touch ch. 10 input pin	analog	CIVIOS		U
_	7	NC	_	It is an internally connected pin. Always leave it unconnected.	_	_	_	_
7	8	P75	F	General-purpose I/O port	Hysteresis/ analog	CMOS		О
/	0	S09	Г	TSC touch ch. 9 input pin		CIVIOS		U
8	9	P74	F	General-purpose I/O port	Hysteresis/	CMOS		
0	9	S08	Г	TSC touch ch. 8 input pin	analog	CMOS		О
9	10	P73	F	General-purpose I/O port	Hysteresis/	CMOS		О
9	10	S07	Г	TSC touch ch. 7 input pin	analog	CIVIOS		U
10	11	P72	F	General-purpose I/O port	Hysteresis/	CMOS		О
10	11	S06	Г	TSC touch ch. 6 input pin	analog	CIVIOS		U
11	12	P71	F	General-purpose I/O port	Hysteresis/	CMOS		О
11	12	S05	Г	TSC touch ch. 5 input pin	analog	CIVIOS		U
12	13	P70	F	General-purpose I/O port	Hysteresis/	CMOS		О
12	13	S04	Г	TSC touch ch. 4 input pin	analog	CIVIOS		U
13	14	P67	F	General-purpose I/O port	Hysteresis/	CMOS		
13	14	S03	Г	TSC touch ch. 3 input pin	analog	CIVIOS		О
14	15	P66	F	General-purpose I/O port	Hysteresis/	CMOS		О
14	10	S02	r	TSC touch ch. 2 input pin	analog	CIVIUS	_	
15	16	P65	F	General-purpose I/O port	Hyatarasia/	CMOS		О
15	10	S01	ı	TSC touch ch. 1 input pin	analog	CIVIOS		U

Pin	no.		I/O		I,	/O type		
LQFP48*1	LQFP52*2	Pin name	circuit type*3		Input	Output	OD	PU
16	17	P64	F	General-purpose I/O port	Hysteresis/	CMOS		0
16	17	S00	F	TSC touch ch. 0 input pin	analog	CMOS		О
17	18	P63	F	General-purpose I/O port	Hysteresis/	CMOS		О
17	10	AREF	Г	TSC reference input pin	analog	CIVIOS		U
18	19	PF2	Α	General-purpose I/O port	Hysteresis	CMOS	0	
10	19	RST	Α .	Reset pin	Hysteresis	CIVIOS		
_	20	NC	_	It is an internally connected pin. Always leave it unconnected.	_	_		
19	21	P62	G	General-purpose I/O port	Hysteresis	CMOS		О
19	21	PPG21	G	8/16-bit PPG ch. 2 output pin	riysteresis	CIVIOS		
20	22	P61	G	General-purpose I/O port	Hysteresis	CMOS		О
20	22	PPG20	J	8/16-bit PPG ch. 2 output pin	Tiyoteresis	OIVIOS		U
		P60		General-purpose I/O port				
21	23	EC1	G	8/16-bit composite timer ch. 1 clock input pin	Hysteresis	CMOS	_	О
		DIO00		TSC touch ch. 0 direct output pin				
		P17	⊢	General-purpose I/O port				
22	24	INT08		External interrupt input pin	Hysteresis	CMOS		О
		TO10	.	8/16-bit composite timer ch. 1 output pin	ye.e.ee.e			
		P16		General-purpose I/O port				
23	25	INT09	G	External interrupt input pin	Hysteresis	CMOS		О
		TO11	G	8/16-bit composite timer ch. 1 output pin	1 ly otor oolo	oo		
24	26	P15	G	General-purpose I/O port	Hysteresis	CMOS		0
24	20	UCK0	5	UART/SIO ch. 0 clock I/O pin	Tiysteresis	CIVIOS		U
25	27	P14	G	General-purpose I/O port	Hysteresis	CMOS		О
20	21	UO0	J	UART/SIO ch. 0 data output pin	Tiyoteresis	OIVIOS		U
		P13		General-purpose I/O port				
26	28	UI0	J	UART/SIO ch. 0 data input pin	CMOS	CMOS	_	О
		DIO02		TSC touch ch. 2 direct output pin				
27	29	P12	G	General-purpose I/O port	Hysteresis	CMOS		О
	20	BEEP	<u> </u>	Beep output pin	Tiyotoroolo	OWIGG		
		P11		General-purpose I/O port			3 _	
28	30	EC0		8/16-bit composite timer ch. 0 clock input pin	Hysteresis	is CMOS		О
		DIO01		TSC touch ch. 1 direct output pin				

Pin	no.		I/O		I.	/O type		
LQFP48*1	LQFP52*2	Pin name	circuit type*3		Input	Output	OD	PU
		P46	71	General-purpose I/O port				
29	31	SDA	I	I ² C bus interface ch. 0 data I/O pin	CMOS	CMOS	О	_
		P47		General-purpose I/O port				
30	32	SCL	I	I ² C bus interface ch. 0 clock I/O pin	CMOS	CMOS	О	
1	33	NC		It is an internally connected pin. Always leave it unconnected.	_	_	_	_
31	34	P00	G	General-purpose I/O port	Hysteresis	CMOS		0
5	54	INT00	u	External interrupt input pin	Tiyoteresis	OIVIOS		U
32	35	P01	G	General-purpose I/O port	Hysteresis	CMOS		0
02	33	INT01	u	External interrupt input pin	Tiyoteresis	OIVIOS		
33	36	P02	G	General-purpose I/O port	Lluotorogia	CMOS		0
33	30	INT02	G	External interrupt input pin	Hysteresis	CIVIOS		О
34	07	P03	G	General-purpose I/O port	Lluctoroois	CMOS		
34	37	INT03	G	External interrupt input pin	Hysteresis	CMOS		О
		P04		General-purpose I/O port				
35	38	INT04	E	External interrupt input pin	Hysteresis/	CMOS		О
35	36	AN00	_	8/10-bit A/D converter analog input pin	analog	000		
		P05		General-purpose I/O port			_	
		INT05		External interrupt input pin				
36	39	AN01		8/10-bit A/D converter analog input pin	Hysteresis/ analog	CMOS		О
		CMP0_N		Comparator ch. 0 inverting analog input (negative input) pin				
		P06		General-purpose I/O port High-current pin				
37	40	AN02	1 K	8/10-bit A/D converter analog input pin	Hysteresis/ analog	CMOS	_	О
		CMP0_O		Comparator ch. 0 digital output pin				
		P07		General-purpose I/O port High-current pin				
38	41	AN03	K	8/10-bit A/D converter analog input pin	Hysteresis/ analog	смоѕ	_	О
		CMP0_P		Comparator ch. 0 non-inverting analog input (positive input) pin				
		P40		General-purpose I/O port High-current pin	Huotorosis/		_	
39	42	AN04		8/10-bit A/D converter analog input pin	Hysteresis/ analog	S/ CMOS		О
		PPG00		8/16-bit PPG ch. 0 output pin				



Pin	no.		I/O		I,	O type		
LQFP48*1	LQFP52*2	Pin name	circuit type*3		Input	Output	OD	PU
		P41		General-purpose I/O port High-current pin	Hyatarasia/			
40	43	AN05		8/10-bit A/D converter analog input pin	Hysteresis/ analog	CMOS	_	О
		PPG01		8/16-bit PPG ch. 0 output pin				
44	4.4	P42	1	General-purpose I/O port High-current pin	I books us also	01400		0
41	44	INT06	D	External interrupt input pin	Hysteresis	CMOS		О
		PPG10		8/16-bit PPG ch. 1 output pin				
40	45	P43)	General-purpose I/O port High-current pin		01400)
42	45	INT07	D	External interrupt input pin	Hysteresis	CMOS		О
		PPG11		8/16-bit PPG ch. 1 output pin				
_	46	NC	_	It is an internally connected pin. Always leave it unconnected.	_	_	_	
	47		General-purpose I/O port High-current pin					
43		AN06	K i	8/10-bit A/D converter analog input pin	Hysteresis/ analog	CMOS	_	О
		TO00		8/16-bit composite timer ch. 0 output pin				
		DIO03		TSC touch ch. 3 direct output pin				
		P45		General-purpose I/O port High-current pin				
44	48	AN07		8/10-bit A/D converter analog input pin	Hysteresis/ analog	CMOS	_	О
		TO01		8/16-bit composite timer ch. 0 output pin	analog			
		DIO04		TSC touch ch. 4 direct output pin				
45	49	P10	Н	General-purpose I/O port		CMOS	О	
	10	DBG	• •	DBG input pin	. 1901010010	300		
		PG2		General-purpose I/O port				0
46	50	X1A (С	Subclock oscillation I/O pin	Hysteresis	CMOS	_	
		DIO03		TSC touch ch. 3 direct output pin				

(Continued)

Pin no.			I/O		I/O type			
LQFP48*1	LQFP52*2	Pin name	type*3	Function	Input	Output	OD	PU
		PG1		General-purpose I/O port				
47	51	X0A	С	Subclock oscillation input pin	Hysteresis	CMOS		О
		DIO04		TSC touch ch. 4 direct output pin				
48	52	С	_	Decoupling capacitor connection pin	_	_	_	

Note:


OD: N-ch open drain

PU: Pull-up O: Available


*1: FPT-48P-M49 *2: FPT-52P-M02

*3: For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

■ I/O CIRCUIT TYPE



Туре	Circuit	Remarks
D	\$"\ \	CMOS output Hysteresis input Pull-up control
	P-ch Digital	output • High current output
	Digital N-ch	output
	Standb	by control
	Hyster	resis input
E	§"\ \	 CMOS output Hysteresis input Pull-up control
	P-ch P-ch Digital	output • Analog input
	+ + +	output
	Analog	g input
		ontrol by control resis input
F	\$"\ \	CMOS output CMOS input Pull-up control
		output output output • Analog input • High electrostatic discharge (ESD)
	Analog	g input
	A/D co Standt	by control
G	\$	CMOS output Hysteresis input Pull-up control
	P-ch Digital	output
	Digital	output
	N-ch Standt	by control
	Hyster	resis input
Н	Stan	N-ch open drain output
		Hysteresis input
	Digital output N-ch	
-		



■ PRECAUTIONS FOR DEVICE HANDLING

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This section describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from FUJITSU SEMICONDUCTOR semiconductor devices.

· Precautions for product design

This section provides precautions for designing electronic equipment that uses semiconductor devices.

Absolute maximum ratings
 Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed any of these ratings.

· Recommended operating conditions

The recommended operating conditions are required in order to ensure the normal operation of the semi-conductor device. All electrical characteristics of this device are warranted when the device is operated within these ranges. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU SEMICONDUCTOR representatives beforehand.

· Processing and protection of pins

The following precautions must be followed when handling the pins that connect semiconductor devices to power supply and input/output functions.

1. Preventing overvoltage and overcurrent

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

2. Protection of output pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. If such conditions are present for extended periods of time, they can damage the device. Therefore, avoid this type of connection.

3. Handling of unused input pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

· Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up. The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- 1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- 2. Be sure that abnormal current flows do not occur during the power-on sequence.

- Observance of safety regulations and standards
 Most countries in the world have established standards and regulations regarding safety, protection from
 electromagnetic interference, etc. Customers are requested to observe applicable regulations and stan dards in the design of products.
- Fail-safe design
 Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.
- Precautions related to usage of devices FUJITSU SEMICONDUCTOR semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU SEMICONDUCTOR sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Precautions for package mounting

Package mounting may be either lead insertion type or surface mount type. In either case, the quality guarantee on heat resistance during soldering is valid only when the package is mounted under conditions recommended by FUJITSU SEMICONDUCTOR. For detailed information about mount conditions, contact FUJITSU SEMICONDUCTOR sales representatives.

Lead insertion type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to FUJITSU SEMICONDUCTOR recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

Surface mount type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent.

The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges. Therefore, users must use appropriate mounting techniques.

FUJITSU SEMICONDUCTOR recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with FUJITSU SEMICONDUCTOR ranking of recommended conditions.

· Lead-free packaging

When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

• Storage of semiconductor devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent packages from cracking, do the following:

- Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C. It is recommended to open a dry package at 40% to 70% relative humidity.
- Whenever necessary, FUJITSU SEMICONDUCTOR packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- · Avoid storing packages at a location at which there are corrosive gases or high levels of dust.

Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the FUJITSU SEMICONDUCTOR recommended conditions for baking.

Condition: +125°C/24 h

Static electricity

Since semiconductor devices are particularly susceptible to damage by static electricity, take the following precautions:

- Maintain relative humidity in the working environment between 40% and 70%.
 Use of an apparatus for ion generation may be needed to remove electricity.
- Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ). Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- Ground all fixtures and instruments, or protect with anti-static measures.
- Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

• Precautions for application environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above. Take account of the following when using the devices:

- 1. Humidity
 - Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.
- 2. Discharge of static electricity
 - When high-voltage charges exist close to semiconductor devices, static electricity discharge can cause abnormal operation.
 - In such cases, use anti-static measures or processing to prevent static electricity discharge.
- 3. Corrosive gases, dust, or oil
 - Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If using devices in such conditions, devise methods for preventing such exposure or for protecting the devices.
- 4. Radiation and cosmic radiation
 - Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Therefore, provide shielding when using devices.
- 5. Smoke and flame
 - Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of FUJITSU SEMICONDUCTOR products in other special environmental conditions should consult with FUJITSU SEMICONDUCTOR sales representatives.

■ NOTES ON DEVICE HANDLING

· Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating. In a CMOS IC, if a voltage higher than Vcc or a voltage lower than Vss is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in "1. Absolute Maximum Ratings" of "ELECTRICAL CHARACTERISTICS" is applied to the Vcc pin or the Vss pin, a latch-up may occur.

When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.

· Stabilizing supply voltage

Supply voltage must be stabilized.

A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the Vcc power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in Vcc ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard Vcc value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

· Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.

■ PIN CONNECTION

· Treatment of unused pins

If an unused input pin is left unconnected, a component may be permanently damaged due to malfunctions or latch-ups. Always pull up or pull down an unused input pin through a resistor of at least 2 $k\Omega$. Set an unused input/output pin to the output state and leave it unconnected, or set it to the input state and treat it the same as an unused input pin. If there is an unused output pin, leave it unconnected.

· Power supply pins

28

To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the Vcc pin and the Vss pin to the power supply and ground outside the device. In addition, connect the current supply source to the Vcc pin and the Vss pin with low impedance.

It is also advisable to connect a ceramic capacitor of approximately 0.1 μ F as a bypass capacitor between the Vcc pin and the Vss pin at a location close to this device.


• DBG pin

Connect the DBG pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the debug mode due to noise, minimize the distance between the DBG pin and the Vcc or Vss pin when designing the layout of the printed circuit board.

The DBG pin should not stay at "L" level after power-on until the reset output is released.

The recommended layout method illustrated in the following diagram aims to avoid noise coupled between the subclock oscillation I/O pin (X1A) and the DBG pin, which may cause the suboscillator to malfunction.



• RST pin


Connect the RST pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the reset mode due to noise, minimize the distance between the $\overline{\text{RST}}$ pin and the Vcc or Vss pin when designing the layout of the printed circuit board.

The PF2/RST pin functions as the reset input/output pin after power-on. In addition, the reset output of the PF2/RST pin can be enabled by the RSTOE bit in the SYSC register, and the reset input function and the general purpose I/O function can be selected by the RSTEN bit in the SYSC register.

• C pin


Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the Vcc pin must have a capacitance larger than Cs. For the connection to a decoupling capacitor Cs, see the diagram below. To prevent the device from unintentionally entering a mode to which the device is not set to transit due to noise, minimize the distance between the C pin and Cs and the distance between Cs and the Vss pin when designing the layout of a printed circuit board.




Note on serial communication

In serial communication, reception of wrong data may occur due to noise or other causes. Therefore, design a printed circuit board to prevent noise from occurring. Taking account of the reception of wrong data, take measures such as adding a checksum to the end of data in order to detect errors. If an error is detected, retransmit the data.


■ BLOCK DIAGRAM (MB95850K SERIES)



■ BLOCK DIAGRAM (MB95860K SERIES)



■ BLOCK DIAGRAM (MB95870K SERIES)




■ CPU CORE

· Memory space

The memory space of the MB95850K/860K/870K Series is 64 Kbyte in size, and consists of an I/O area, an extended I/O area, a data area, and a program area. The memory space includes areas intended for specific purposes such as general-purpose registers and a vector table. The memory maps of the MB95850K/860K/870K Series are shown below.

· Memory maps



■ MEMORY SPACE

The memory space of the MB95850K/860K/870K Series is 64 Kbyte in size, and consists of an I/O area, an extended I/O area, a data area, and a program area. The memory space includes areas for specific applications such as general-purpose registers and a vector table.

- I/O area (addresses: 0x0000 to 0x007F)
 - This area contains the control registers and data registers for built-in peripheral functions.
 - As the I/O area forms part of the memory space, it can be accessed in the same way as the memory. It can also be accessed at high-speed by using direct addressing instructions.
- Extended I/O area (addresses: 0x0E00 to 0x0EFF and 0x0F80 to 0x0FFF)
 - This area contains the control registers and data registers for built-in peripheral functions.
 - As the extended I/O area forms part of the memory space, it can be accessed in the same way as the memory.


· Data area

- Static RAM is incorporated in the data area as the internal data area.
- The internal RAM size varies according to product.
- The RAM area from 0x0090 to 0x00FF can be accessed at high-speed by using direct addressing instructions.
- The area from 0x0090 to 0x047F is an extended direct addressing area. It can be accessed at high-speed by direct addressing instructions with a direct bank pointer set.
- The area from 0x0100 to 0x01FF can be used as a general-purpose register area.

• Program area

- The Flash memory is incorporated in the program area as the internal program area.
- The Flash memory size varies according to product.
- The area from 0xFFC0 to 0xFFFF is used as the vector table.
- The area from 0xFFBB to 0xFFBF is used to store data of the non-volatile register.

Memory space map



■ AREAS FOR SPECIFIC APPLICATIONS

The general-purpose register area and vector table area are used for the specific applications.

- General-purpose register area (Addresses: 0x0100 to 0x01FF)
 - This area contains the auxiliary registers used for 8-bit arithmetic operations, transfer, etc.
 - As this area forms part of the RAM area, it can also be used as conventional RAM.
 - When the area is used as general-purpose registers, general-purpose register addressing enables highspeed access with short instructions.
- Non-volatile register data area (Addresses: 0xFFBB to 0xFFBF)
 - The area from 0xFFBB to 0xFFBF is used to store data of the non-volatile register. For details, refer to "CHAPTER 26 NON-VOLATILE REGISTER (NVR) INTERFACE" in the hardware manual of the MB95850K/860K/870K Series.
- Vector table area (Addresses: 0xFFC0 to 0xFFFF)
 - This area is used as the vector table for vector call instructions (CALLV), interrupts, and resets.
 - The top of the Flash memory area is allocated to the vector table area. The start address of a service routine is set to an address in the vector table in the form of data.
 - "■ INTERRUPT SOURCE TABLE (MB95850K SERIES)", "■ INTERRUPT SOURCE TABLE (MB95860K SERIES)" and "■ INTERRUPT SOURCE TABLE (MB95870K SERIES)" list the vector table addresses corresponding to vector call instructions, interrupts, and resets.

For details, refer to "CHAPTER 4 RESET", "CHAPTER 5 INTERRUPTS" and "A.2 Special Instruction ■ Special Instruction ● CALLV #vct" in the hardware manual of the MB95850K/860K/870K Series.

· Direct bank pointer and access area

Direct bank pointer (DP[2:0])	Operand-specified dir	Access area
0bXXX (It does not affect mapping.)	0x0000 to 0x007F	0x0000 to 0x007F
0b000 (Initial value)	0x0090 to 0x00FF	0x0090 to 0x00FF
0b001		0x0100 to 0x017F
0b010		0x0180 to 0x01FF
0b011		0x0200 to 0x027F
0b100	0x0080 to 0x00FF	0x0280 to 0x02FF
0b101		0x0300 to 0x037F
0b110		0x0380 to 0x03FF
0b111		0x0400 to 0x047F

■ I/O MAP (MB95850K SERIES)

Address	Register abbreviation	Register name	R/W	Initial value
0x0000	PDR0	Port 0 data register	R/W	0b00000000
0x0001	DDR0	Port 0 direction register	R/W	0b00000000
0x0002	PDR1	Port 1 data register	R/W	0b00000000
0x0003	DDR1	Port 1 direction register	R/W	0b00000000
0x0004	_	(Disabled)	_	_
0x0005	WATR	Oscillation stabilization wait time setting register	R/W	0b11111111
0x0006	PLLC	PLL control register	R/W	0b000X0000
0x0007	SYCC	System clock control register	R/W	0bXXX11011
0x0008	STBC	Standby control register	R/W	0b00000000
0x0009	RSRR	Reset source register	R/W	0b000XXXXX
0x000A	TBTC	Time-base timer control register	R/W	0b00000000
0x000B	WPCR	Watch prescaler control register	R/W	0b00000000
0x000C	WDTC	Watchdog timer control register	R/W	0b00XX0000
0x000D	SYCC2	System clock control register 2	R/W	0bXXXX0011
0x000E				
to	_	(Disabled)	_	_
0x0011	DDD4	Doub 4 data vaniatev	DAM	050000000
0x0012	PDR4	Port 4 data register	R/W	0b00000000
0x0013	DDR4	Port 4 direction register	R/W	0b00000000
0x0014, 0x0015	_	(Disabled)	_	_
0x0016	PDR6	Port 6 data register	R/W	0b00000000
0x0017	DDR6	Port 6 direction register	R/W	0b00000000
0x0018	PDR7	Port 7 data register	R/W	0b00000000
0x0019	DDR7	Port 7 direction register	R/W	0b00000000
0x001A,		(Disabled)		
0x001B		(Disabled)		
0x001C	STBC2	Standby control register 2	R/W	0b00000000
0x001D		(D' - 11 - 1)		
to 0x0027	_	(Disabled)	_	_
0x0028	PDRF	Port F data register	R/W	0b00000000
0x0029	DDRF	Port F direction register	R/W	0b00000000
0x002A	PDRG	Port G data register	R/W	0b00000000
0x002R	DDRG	Port G direction register	R/W	0b00000000
0x002C	PUL0	Port 0 pull-up register	R/W	0b00000000
0x002D	PUL1	Port 1 pull-up register	R/W	0b00000000
0x002E			,	32222000
to	_	(Disabled)	_	_
0x0031				
0x0032	PUL7	Port 7 pull-up register	R/W	0b00000000
0x0033	PUL6	Port 6 pull-up register	R/W	0b0000000



Address	Register abbreviation	Register name	R/W	Initial value
0x0034	_	(Disabled)	_	_
0x0035	PULG	Port G pull-up register	R/W	0b00000000
0x0036	T01CR1	8/16-bit composite timer 01 status control register 1	R/W	0b00000000
0x0037	T00CR1	8/16-bit composite timer 00 status control register 1	R/W	0b00000000
0x0038	T11CR1	8/16-bit composite timer 11 status control register 1	R/W	0b00000000
0x0039	T10CR1	8/16-bit composite timer 10 status control register 1	R/W	0b00000000
0x003A	PC01	8/16-bit PPG timer 01 control register	R/W	0b00000000
0x003B	PC00	8/16-bit PPG timer 00 control register	R/W	0b00000000
0x003C to 0x0047	_	(Disabled)	_	_
0x0048	EIC00	External interrupt circuit control register ch. 0/ch. 1	R/W	0b00000000
0x0049	_	(Disabled)	T —	_
0x004A	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	0b00000000
0x004B	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	0b00000000
0x004C, 0x004D	_	(Disabled)	_	_
0x004E	LVDR	LVD reset voltage selection ID register	R/W	0b00000000
0x004F	LVDCC	LVD reset circuit control register	R/W	0b00000001
0x0050 to 0x0055	_	(Disabled)	_	_
0x0056	SMC10	UART/SIO serial mode control register 1 ch. 0	R/W	0b00000000
0x0057	SMC20	UART/SIO serial mode control register 2 ch. 0	R/W	0b00100000
0x0058	SSR0	UART/SIO serial status and data register ch. 0	R/W	0b00000001
0x0059	TDR0	UART/SIO serial output data register ch. 0	R/W	0b00000000
0x005A	RDR0	UART/SIO serial input data register ch. 0	R	0b00000000
0x005B	CMR0	Comparator control register ch. 0	R/W	0b11000101
0x005C to 0x005F	_	(Disabled)	_	_
0x0060	IBCR00	I ² C bus control register 0 ch. 0	R/W	0b00000000
0x0061	IBCR10	I ² C bus control register 1 ch. 0	R/W	0b00000000
0x0062	IBSR0	I ² C bus status register ch. 0	R/W	0b00000000
0x0063	IDDR0	I ² C data register ch. 0	R/W	0b00000000
0x0064	IAAR0	I ² C address register ch. 0	R/W	0b00000000
0x0065	ICCR0	I ² C clock control register ch. 0	R/W	0b00000000
0x0066 to 0x006B	_	(Disabled)	_	_
0x006C	ADC1	8/10-bit A/D converter control register 1	R/W	0b00000000
0x006D	ADC2	8/10-bit A/D converter control register 2	R/W	0b00000000



Address	Register abbreviation	Register name	R/W	Initial value
0x006E	ADDH	8/10-bit A/D converter data register (upper)	R/W	0b00000000
0x006F	ADDL	8/10-bit A/D converter data register (lower)	R/W	0b00000000
0x0070	WCSR	Watch counter control register	R/W	0b00000000
0x0071	FSR2	Flash memory status register 2	R/W	0b00000000
0x0072	FSR	Flash memory status register	R/W	0b000X0000
0x0073	SWRE0	Flash memory sector write control register 0	R/W	0b00000000
0x0074	FSR3	Flash memory status register 3	R	0b000XXXXX
0x0075	FSR4	Flash memory status register 4	R/W	0b00000000
0x0076	WREN	Wild register address compare enable register	R/W	0b00000000
0x0077	WROR	Wild register data test setting register	R/W	0b00000000
0x0078	_	Mirror of register bank pointer (RP) and direct bank pointer (DP)	_	_
0x0079	ILR0	Interrupt level setting register 0	R/W	0b11111111
0x007A	ILR1	Interrupt level setting register 1	R/W	0b11111111
0x007B	ILR2	Interrupt level setting register 2	R/W	0b11111111
0x007C	ILR3	Interrupt level setting register 3	R/W	0b11111111
0x007D	ILR4	Interrupt level setting register 4	R/W	0b11111111
0x007E	ILR5	Interrupt level setting register 5	R/W	0b11111111
0x007F	_	(Disabled)	<u> </u>	_
0x0E10	BEEP_FREQ	Beep output frequency register	R/W	0b00000000
0x0E11	TER0	TSC channel enable register 0	R/W	0b00000000
0x0E12	_	(Disabled)	<u> </u>	_
0x0E13	PSC	TSC prescaler control register	R/W	0b00000000
0x0E14	WRESET	TSC warm reset enable register	R/W	0b00000000
0x0E15	RSEL0	TSC resistance select register 0	R/W	0b00000000
0x0E16	RSEL1	TSC resistance select register 1	R/W	0b00000000
0x0E17	RSEL2	TSC resistance select register 2	R/W	0b00000000
0x0E18	RSEL3	TSC resistance select register 3	R/W	0b00000000
0x0E19 to 0x0E1B	_	(Disabled)	_	_
0x0E1C	BEEP_DUR	TSC beep duration select register	R/W	0b00000000
0x0E1D	DIOREG1	TSC direct output control register 1	R/W	0b00000000
0x0E1E	DIOREG2	TSC direct output control register 2	R/W	0b00000000
0x0E1F	DIOREG3	TSC direct output control register 3	R/W	0b00000000
0x0E20	FEATURE_SELE CT	TSC feature select register	R/W	0bXXXXX100
0x0E21	AIC_WAIT	TSC AIC wait time setting register	R/W	0b00100111
0x0E22	CAL_INTERVAL	TSC calibration interval setting register	R/W	0b00110000
0x0E23	INTEGRATION_T IME	TSC integration time setting register	R/W	0b00001111
0x0E24	IDLE_TIME	TSC idle time setting register	R/W	0b00001111
	<u> </u>	l .	1	(Continued)



Address	Register abbreviation	Register name	R/W	Initial value
0x0E25	CONTROL	TSC control register	R/W	0bXXXX0000
0x0E26	INT_MASK_REG	TSC interrupt mask register	R/W	0bXXX11000
0x0E27	INT_CLEAR_ REG	TSC interrupt clear register	R/W	0bXXX00000
0x0E28	FILTER_PERIOD	TSC filter period setting register	R/W	0b00000000
0x0E29	FILTER_THRES HOLD	TSC filter threshold setting register	R/W	0b0000000
0x0E2A	REF_DLY	TSC reference delay setting register	R/W	0b00000000
0x0E2B to 0x0E30	_	(Disabled)	_	_
0x0E31	ALPHA_1	TSC alpha value setting register ch. 1	R/W	0b00001000
0x0E32	ALPHA_2	TSC alpha value setting register ch. 2	R/W	0b00001000
0x0E33	ALPHA_3	TSC alpha value setting register ch. 3	R/W	0b00001000
0x0E34	ALPHA_4	TSC alpha value setting register ch. 4	R/W	0b00001000
0x0E35	ALPHA_5	TSC alpha value setting register ch. 5	R/W	0b00001000
0x0E36 to 0x0E3F	_	(Disabled)	_	_
0x0E40	BETA	TSC beta value setting register	R/W	0b00000100
0x0E41	BLIA	100 beta value setting register	11/ / /	000000100
to 0x0E50	_	(Disabled)	_	_
0x0E51	STRENGTH_TH RESHOLD_1	TSC touch strength threshold setting register ch. 1	R/W	0b0000001
0x0E52	STRENGTH_TH RESHOLD_2	TSC touch strength threshold setting register ch. 2	R/W	0b0000001
0x0E53	STRENGTH_TH RESHOLD_3	TSC touch strength threshold setting register ch. 3	R/W	0b0000001
0x0E54	STRENGTH_TH RESHOLD_4	TSC touch strength threshold setting register ch. 4	R/W	0b0000001
0x0E55	STRENGTH_TH RESHOLD_5	TSC touch strength threshold setting register ch. 5	R/W	0b0000001
0x0E56 to 0x0E60	_	(Disabled)	_	_
0x0E61	STRENGTH_1	TSC touch strength register ch. 1	R	0bXXXXXXXX
0x0E62	STRENGTH_2	TSC touch strength register ch. 2	R	0bXXXXXXXX
0x0E63	STRENGTH_3	TSC touch strength register ch. 3	R	0bXXXXXXXX
0x0E64	STRENGTH_4	TSC touch strength register ch. 4	R	0bXXXXXXXX
0x0E65	STRENGTH_5	TSC touch strength register ch. 5	R	0bXXXXXXXX
0x0E66 to 0x0E70	_	(Disabled)	_	_



Address	Register abbreviation	Register name	R/W	Initial value
0x0E71	CALIBRATED_IM PEDANCE_1	TSC calibrated impedance register ch. 1	R	0bXXXXXXXX
0x0E72	CALIBRATED_IM PEDANCE_2	TSC calibrated impedance register ch. 2	R	0bXXXXXXXX
0x0E73	CALIBRATED_IM PEDANCE_3	TSC calibrated impedance register ch. 3	R	0bXXXXXXXX
0x0E74	CALIBRATED_IM PEDANCE_4	TSC calibrated impedance register ch. 4	R	0bXXXXXXXX
0x0E75	CALIBRATED_IM PEDANCE_5	TSC calibrated impedance register ch. 5	R	0bXXXXXXXX
0x0E76 to 0x0E80	_	(Disabled)	_	_
0x0E81	IMPEDANCE_1	TSC impedance register ch. 1	R	0bXXXXXXXX
0x0E82	IMPEDANCE_2	TSC impedance register ch. 2	R	0bXXXXXXXX
0x0E83	IMPEDANCE_3	TSC impedance register ch. 3	R	0bXXXXXXXX
0x0E84	IMPEDANCE_4	TSC impedance register ch. 4	R	0bXXXXXXXX
0x0E85	IMPEDANCE_5	TSC impedance register ch. 5	R	0bXXXXXXXX
0x0E86 to 0x0E8F	_	(Disabled)	_	_
0x0E90	TOUCH_BYTE_L	TSC touch data register (lower)	R	0b00000000
0x0E91	TOUCH_BYTE_ H	TSC touch data register (upper)	R	0b00000000
0x0E92	INT_PENDING_ REG	TSC interrupt pending register	R	0b00000000
0x0E93 to 0x0E9F	_	(Disabled)	_	_
0x0F80	WRARH0	Wild register address setting register (upper) ch. 0	R/W	0b00000000
0x0F81	WRARL0	Wild register address setting register (lower) ch. 0	R/W	0b00000000
0x0F82	WRDR0	Wild register data setting register ch. 0	R/W	0b00000000
0x0F83	WRARH1	Wild register address setting register (upper) ch. 1	R/W	0b00000000
0x0F84	WRARL1	Wild register address setting register (lower) ch. 1	R/W	0b00000000
0x0F85	WRDR1	Wild register data setting register ch. 1	R/W	0b00000000
0x0F86	WRARH2	Wild register address setting register (upper) ch. 2	R/W	0b00000000
0x0F87	WRARL2	Wild register address setting register (lower) ch. 2	R/W	0b00000000
0x0F88	WRDR2	Wild register data setting register ch. 2	R/W	0b00000000
0x0F89	WRARH3	Wild register address setting register (upper) ch. 3	R/W	0b00000000
0x0F8A	WRARL3	Wild register address setting register (lower) ch. 3	R/W	0b00000000
0x0F8B	WRDR3	Wild register data setting register ch. 3	R/W	0b00000000
0x0F8C to 0x0F91	_	(Disabled)	_	_



Address	Register abbreviation	Register name	R/W	Initial value
0x0F92	T01CR0	8/16-bit composite timer 01 status control register 0	R/W	0b00000000
0x0F93	T00CR0	8/16-bit composite timer 00 status control register 0	R/W	0b00000000
0x0F94	T01DR	8/16-bit composite timer 01 data register	R/W	0b00000000
0x0F95	T00DR	8/16-bit composite timer 00 data register	R/W	0b00000000
0x0F96	TMCR0	8/16-bit composite timer 00/01 timer mode control register	R/W	0b00000000
0x0F97	T11CR0	8/16-bit composite timer 11 status control register 0	R/W	0b00000000
0x0F98	T10CR0	8/16-bit composite timer 10 status control register 0	R/W	0b00000000
0x0F99	T11DR	8/16-bit composite timer 11 data register	R/W	0b00000000
0x0F9A	T10DR	8/16-bit composite timer 10 data register	R/W	0b00000000
0x0F9B	TMCR1	8/16-bit composite timer 10/11 timer mode control register	R/W	0b00000000
0x0F9C	PPS01	8/16-bit PPG01 cycle setting buffer register	R/W	0b11111111
0x0F9D	PPS00	8/16-bit PPG00 cycle setting buffer register	R/W	0b11111111
0x0F9E	PDS01	8/16-bit PPG01 duty setting buffer register	R/W	0b11111111
0x0F9F	PDS00	8/16-bit PPG00 duty setting buffer register	R/W	0b11111111
0x0FA0 to 0x0FA3	_	(Disabled)	_	_
0x0FA4	PPGS	8/16-bit PPG start register	R/W	0b00000000
0x0FA5	REVC	8/16-bit PPG output inversion register	R/W	0b00000000
0x0FA6	-			
to 0x0FBD	_	(Disabled)	_	_
0x0FBE	PSSR0	UART/SIO prescaler select register ch. 0	R/W	0b00000000
0x0FBF	BRSR0	UART/SIO baud rate setting register ch. 0	R/W	0b00000000
0x0FC0	TIDR0	Touch input disable register 0	R/W	0b00000000
0x0FC1	TIDR1	Touch input disable register 1	R/W	0b00000000
0x0FC2	_	(Disabled)	_	_
0x0FC3	AIDRL	A/D input disable register (lower)	R/W	0b00000000
0x0FC4	LVDPW	LVD reset circuit password register	R/W	0b00000000
0x0FC5 to 0x0FE2	_	(Disabled)	_	_
0x0FE3	WCDR	Watch counter data register	R/W	0b00111111
0x0FE4	CRTH	Main CR clock trimming register (upper)	R/W	0b000XXXXX
0x0FE5	CRTL	Main CR clock trimming register (lower)	R/W	0b000XXXXX
0x0FE6	_	(Disabled)	_	_
0x0FE7	CRTDA	Main CR clock temperature dependent adjustment register	R/W	0b000XXXXX
0x0FE8	SYSC	System configuration register	R/W	0b11000011
0x0FE9	CMCR	Clock monitoring control register	R/W	0b00000000
0x0FEA	CMDR	Clock monitoring data register	R	0b00000000

(Continued)

43



(Continued)

1 /				
Address	Register abbreviation	Register name	R/W	Initial value
0x0FEB	WDTH	Watchdog timer selection ID register (upper)	R	0bXXXXXXXX
0x0FEC	WDTL	Watchdog timer selection ID register (lower)	R	0bXXXXXXXX
0x0FED, 0x0FEE	_	(Disabled)	_	_
0x0FEF	WICR	Interrupt pin selection circuit control register	R/W	0b01000000
0x0FF0 to 0x0FFF	_	(Disabled)	_	_

• R/W access symbols

R/W : Readable/Writable

R : Read only
• Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

■ I/O MAP (MB95860K SERIES)

Address	Register abbreviation	Register name	R/W	Initial value
0x0000	PDR0	Port 0 data register	R/W	0b0000000
0x0001	DDR0	Port 0 direction register	R/W	0b0000000
0x0002	PDR1	Port 1 data register	R/W	0b00000000
0x0003	DDR1	Port 1 direction register	R/W	0b00000000
0x0004	_	(Disabled)	_	_
0x0005	WATR	Oscillation stabilization wait time setting register	R/W	0b11111111
0x0006	PLLC	PLL control register	R/W	0b000X0000
0x0007	SYCC	System clock control register	R/W	0bXXX11011
0x0008	STBC	Standby control register	R/W	0b0000000
0x0009	RSRR	Reset source register	R/W	0b000XXXXX
0x000A	TBTC	Time-base timer control register	R/W	0b0000000
0x000B	WPCR	Watch prescaler control register	R/W	0b00000000
0x000C	WDTC	Watchdog timer control register	R/W	0b00XX0000
0x000D	SYCC2	System clock control register 2	R/W	0bXXXX0011
0x000E to 0x0011	_	(Disabled)	_	_
0x0012	PDR4	Port 4 data register	R/W	0b0000000
0x0013	DDR4	Port 4 direction register	R/W	0b0000000
0x0014, 0x0015	_	(Disabled)	_	_
0x0016	PDR6	Port 6 data register	R/W	0b00000000
0x0017	DDR6	Port 6 direction register	R/W	0b0000000
0x0018	PDR7	Port 7 data register	R/W	0b00000000
0x0019	DDR7	Port 7 direction register	R/W	0b0000000
0x001A, 0x001B	_	(Disabled)	_	_
0x001C	STBC2	Standby control register 2	R/W	0b0000000
0x001D to 0x0027	_	(Disabled)		_
0x0028	PDRF	Port F data register	R/W	0b00000000
0x0029	DDRF	Port F direction register	R/W	0b00000000
0x002A	PDRG	Port G data register	R/W	0b00000000
0x002B	DDRG	Port G direction register	R/W	0b00000000
0x002C	PUL0	Port 0 pull-up register	R/W	0b00000000
0x002D	PUL1	Port 1 pull-up register	R/W	0b00000000
0x002E, 0x002F		(Disabled)	_	<u> </u>
0x0030	PUL4	Port 4 pull-up register	R/W	0b00000000
0x0031	<u> </u>	(Disabled)	_	_
0x0032	PUL7	Port 7 pull-up register	R/W	0b00000000

45

Address	Register abbreviation	Register name	R/W	Initial value
0x0033	PUL6	Port 6 pull-up register	R/W	0b00000000
0x0034	_	(Disabled)	_	_
0x0035	PULG	Port G pull-up register	R/W	0b00000000
0x0036	T01CR1	8/16-bit composite timer 01 status control register 1	R/W	0b00000000
0x0037	T00CR1	8/16-bit composite timer 00 status control register 1	R/W	0b00000000
0x0038	T11CR1	8/16-bit composite timer 11 status control register 1	R/W	0b00000000
0x0039	T10CR1	8/16-bit composite timer 10 status control register 1	R/W	0b00000000
0x003A	PC01	8/16-bit PPG timer 01 control register	R/W	0b00000000
0x003B	PC00	8/16-bit PPG timer 00 control register	R/W	0b00000000
0x003C	PC11	8/16-bit PPG timer 11 control register	R/W	0b00000000
0x003D	PC10	8/16-bit PPG timer 10 control register	R/W	0b00000000
0x003E				
to	_	(Disabled)	-	_
0x0047	F1000		D 444	01 0000000
0x0048	EIC00	External interrupt circuit control register ch. 0/ch. 1	R/W	0b00000000
0x0049	EIC10	External interrupt circuit control register ch. 2/ch. 3	R/W	0b00000000
0x004A	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	0b00000000
0x004B	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	0b00000000
0x004C, 0x004D	_	(Disabled)	_	<u> </u>
0x004E	LVDR	LVD reset voltage selection ID register	R/W	0b00000000
0x004F	LVDCC	LVD reset circuit control register	R/W	0b00000001
0x0050 to 0x0055	_	(Disabled)	_	_
0x0056	SMC10	UART/SIO serial mode control register 1 ch. 0	R/W	0b00000000
0x0057	SMC20	UART/SIO serial mode control register 2 ch. 0	R/W	0b00100000
0x0058	SSR0	UART/SIO serial status and data register ch. 0	R/W	0b00000001
0x0059	TDR0	UART/SIO serial output data register ch. 0	R/W	0b00000000
0x005A	RDR0	UART/SIO serial input data register ch. 0	R	0b00000000
0x005B	CMR0	Comparator control register ch. 0	R/W	0b11000101
0x005C to 0x005F	_	(Disabled)	_	_
0x0060	IBCR00	I ² C bus control register 0 ch. 0	R/W	0b00000000
0x0061	IBCR10	I ² C bus control register 1 ch. 0	R/W	0b00000000
0x0062	IBSR0	I ² C bus status register ch. 0	R/W	0b00000000
0x0063	IDDR0	I ² C data register ch. 0	R/W	0b00000000
0x0064	IAAR0	I ² C address register ch. 0	R/W	0b00000000
0x0065	ICCR0	I ² C clock control register ch. 0	R/W	0b00000000
0x0066 to 0x006B	_	(Disabled)	_	_



Address	Register abbreviation	Register name	R/W	Initial value
0x006C	ADC1	8/10-bit A/D converter control register 1	R/W	0b00000000
0x006D	ADC2	8/10-bit A/D converter control register 2	R/W	0b00000000
0x006E	ADDH	8/10-bit A/D converter data register (upper)	R/W	0b00000000
0x006F	ADDL	8/10-bit A/D converter data register (lower)	R/W	0b00000000
0x0070	WCSR	Watch counter control register	R/W	0b00000000
0x0071	FSR2	Flash memory status register 2	R/W	0b00000000
0x0072	FSR	Flash memory status register	R/W	0b000X0000
0x0073	SWRE0	Flash memory sector write control register 0	R/W	0b00000000
0x0074	FSR3	Flash memory status register 3	R	0b000XXXXX
0x0075	FSR4	Flash memory status register 4	R/W	0b00000000
0x0076	WREN	Wild register address compare enable register	R/W	0b00000000
0x0077	WROR	Wild register data test setting register	R/W	0b00000000
0x0078	_	Mirror of register bank pointer (RP) and direct bank pointer (DP)	_	_
0x0079	ILR0	Interrupt level setting register 0	R/W	0b11111111
0x007A	ILR1	Interrupt level setting register 1	R/W	0b11111111
0x007B	ILR2	Interrupt level setting register 2	R/W	0b11111111
0x007C	ILR3	Interrupt level setting register 3	R/W	0b11111111
0x007D	ILR4	Interrupt level setting register 4	R/W	0b11111111
0x007E	ILR5	Interrupt level setting register 5	R/W	0b11111111
0x007F	_	(Disabled)	_	_
0x0E10	BEEP_FREQ	Beep output frequency register	R/W	0b00000000
0x0E11	TER0	TSC channel enable register 0	R/W	0b00000000
0x0E12	_	(Disabled)	_	_
0x0E13	PSC	TSC prescaler control register	R/W	0b00000000
0x0E14	WRESET	TSC warm reset enable register	R/W	0b00000000
0x0E15	RSEL0	TSC resistance select register 0	R/W	0b00000000
0x0E16	RSEL1	TSC resistance select register 1	R/W	0b00000000
0x0E17	RSEL2	TSC resistance select register 2	R/W	0b00000000
0x0E18	RSEL3	TSC resistance select register 3	R/W	0b00000000
0x0E19	RSEL4	TSC resistance select register 4	R/W	0b00000000
0x0E1A, 0x0E1B	_	(Disabled)	_	_
0x0E1C	BEEP_DUR	TSC beep duration select register	R/W	0b00000000
0x0E1D	DIOREG1	TSC direct output control register 1	R/W	0b00000000
0x0E1E	DIOREG2	TSC direct output control register 2	R/W	0b00000000
0x0E1F	DIOREG3	TSC direct output control register 3	R/W	0b00000000
0x0E20	FEATURE_SELE CT	TSC feature select register	R/W	0bXXXXX100
0x0E21	AIC_WAIT	TSC AIC wait time setting register	R/W	0b00100111
0x0E22	CAL_INTERVAL	TSC calibration interval setting register	R/W	0b00110000



Address	Register abbreviation	Register name	R/W	Initial value
0x0E23	INTEGRATION_T IME	TSC integration time setting register	R/W	0b00001111
0x0E24	IDLE_TIME	TSC idle time setting register	R/W	0b00001111
0x0E25	CONTROL	TSC control register	R/W	0bXXXX0000
0x0E26	INT_MASK_REG	TSC interrupt mask register	R/W	0bXXX11000
0x0E27	INT_CLEAR_ REG	TSC interrupt clear register	R/W	0bXXX00000
0x0E28	FILTER_PERIOD	TSC filter period setting register	R/W	0b00000000
0x0E29	FILTER_THRES HOLD	TSC filter threshold setting register	R/W	0b00000000
0x0E2A	REF_DLY	TSC reference delay setting register	R/W	0b00000000
0x0E2B to 0x0E2F	_	(Disabled)	_	_
0x0E30	ALPHA_0	TSC alpha value setting register ch. 0	R/W	0b00001000
0x0E31	ALPHA_1	TSC alpha value setting register ch. 1	R/W	0b00001000
0x0E32	ALPHA_2	TSC alpha value setting register ch. 2	R/W	0b00001000
0x0E33	ALPHA_3	TSC alpha value setting register ch. 3	R/W	0b00001000
0x0E34	ALPHA_4	TSC alpha value setting register ch. 4	R/W	0b00001000
0x0E35	ALPHA_5	TSC alpha value setting register ch. 5	R/W	0b00001000
0x0E36	ALPHA_6	TSC alpha value setting register ch. 6	R/W	0b00001000
0x0E37	ALPHA_7	TSC alpha value setting register ch. 7	R/W	0b00001000
0x0E38 to 0x0E3F	_	(Disabled)	_	_
0x0E40	BETA	TSC beta value setting register	R/W	0b00000100
0x0E41 to 0x0E4F	_	(Disabled)	_	_
0x0E50	STRENGTH_TH RESHOLD_0	TSC touch strength threshold setting register ch. 0	R/W	0b0000001
0x0E51	STRENGTH_TH RESHOLD_1	TSC touch strength threshold setting register ch. 1	R/W	0b0000001
0x0E52	STRENGTH_TH RESHOLD_2	TSC touch strength threshold setting register ch. 2	R/W	0b0000001
0x0E53	STRENGTH_TH RESHOLD_3	TSC touch strength threshold setting register ch. 3	R/W	0b00000001
0x0E54	STRENGTH_TH RESHOLD_4	TSC touch strength threshold setting register ch. 4	R/W	0b00000001
0x0E55	STRENGTH_TH RESHOLD_5	TSC touch strength threshold setting register ch. 5	R/W	0b0000001
0x0E56	STRENGTH_TH RESHOLD_6	TSC touch strength threshold setting register ch. 6	R/W	0b0000001
0x0E57	STRENGTH_TH RESHOLD_7	TSC touch strength threshold setting register ch. 7	R/W	0b00000001



Address	Register abbreviation	Register name	R/W	Initial value
0x0E58 to 0x0E5F	_	(Disabled)	_	_
0x0E60	STRENGTH_0	TSC touch strength register ch. 0	R	0bXXXXXXXX
0x0E61	STRENGTH_1	TSC touch strength register ch. 1	R	0bXXXXXXXX
0x0E62	STRENGTH_2	SC touch strength register ch. 2		0bXXXXXXXX
0x0E63	STRENGTH 3	TSC touch strength register ch. 3	R	0bXXXXXXXX
0x0E64	STRENGTH_4	TSC touch strength register ch. 4	R	0bXXXXXXXX
0x0E65	STRENGTH_5	TSC touch strength register ch. 5	R	0bXXXXXXXX
0x0E66	STRENGTH_6	TSC touch strength register ch. 6	R	0bXXXXXXXX
0x0E67	STRENGTH_7	TSC touch strength register ch. 7	R	0bXXXXXXXX
0x0E68	_			
to	_	(Disabled)		_
0x0E6F				
0x0E70	CALIBRATED_IM PEDANCE_0	TSC calibrated impedance register ch. 0	R	0bXXXXXXXX
0x0E71	CALIBRATED_IM PEDANCE_1	TSC calibrated impedance register ch. 1	R	0bXXXXXXXX
0x0E72	CALIBRATED_IM PEDANCE_2	TSC calibrated impedance register ch. 2		0bXXXXXXXX
0x0E73	CALIBRATED_IM PEDANCE_3	TSC calibrated impedance register ch. 3		0bXXXXXXXX
0x0E74	CALIBRATED_IM PEDANCE_4	TSC calibrated impedance register ch. 4	R	0bXXXXXXXX
0x0E75	CALIBRATED_IM PEDANCE_5	TSC calibrated impedance register ch. 5	R	0bXXXXXXXX
0x0E76	CALIBRATED_IM PEDANCE_6	TSC calibrated impedance register ch. 6	R	0bXXXXXXXX
0x0E77	CALIBRATED_IM PEDANCE_7	TSC calibrated impedance register ch. 7	R	0bXXXXXXXX
0x0E78 to 0x0E7F	_	(Disabled)	_	_
0x0E80	IMPEDANCE 0	TSC impedance register ch. 0	R	0bXXXXXXXX
0x0E81	IMPEDANCE_1	TSC impedance register ch. 1	R	0bXXXXXXXX
0x0E82	IMPEDANCE_2	TSC impedance register ch. 2	R	0bXXXXXXXX
0x0E83	IMPEDANCE_3	TSC impedance register ch. 3	R	0bXXXXXXXX
0x0E84	IMPEDANCE_4	TSC impedance register ch. 4	R	0bXXXXXXXX
0x0E85	IMPEDANCE_5	TSC impedance register ch. 5		0bXXXXXXXX
0x0E86	IMPEDANCE_6	TSC impedance register ch. 6		0bXXXXXXXX
0x0E87	IMPEDANCE_7	TSC impedance register ch. 7		0bXXXXXXXX
0x0E88	<u> </u>		R	
to 0x0E8F	_	(Disabled)	_	_

Address	Register abbreviation	Register name		Initial value
0x0E90	TOUCH_BYTE_L	TSC touch data register (lower)	R	0b00000000
0x0E91	TOUCH_BYTE_ H	TSC touch data register (upper)		0b00000000
0x0E92	INT_PENDING_ REG	SC interrupt pending register		0b00000000
0x0E93 to 0x0E9F	_	(Disabled)	_	_
0x0F80	WRARH0	Wild register address setting register (upper) ch. 0	R/W	0b0000000
0x0F81	WRARL0	Wild register address setting register (lower) ch. 0	R/W	0b0000000
0x0F82	WRDR0	Wild register data setting register ch. 0	R/W	0b0000000
0x0F83	WRARH1	Wild register address setting register (upper) ch. 1	R/W	0b00000000
0x0F84	WRARL1	Wild register address setting register (lower) ch. 1	R/W	0b00000000
0x0F85	WRDR1	Wild register data setting register ch. 1	R/W	0b00000000
0x0F86	WRARH2	Wild register address setting register (upper) ch. 2	R/W	0b00000000
0x0F87	WRARL2	Wild register address setting register (lower) ch. 2	R/W	0b00000000
0x0F88	WRDR2	Wild register data setting register ch. 2	R/W	0b00000000
0x0F89	WRARH3	Wild register address setting register (upper) ch. 3	R/W	0b00000000
0x0F8A	WRARL3	Wild register address setting register (lower) ch. 3	R/W	0b00000000
0x0F8B	WRDR3	Wild register data setting register ch. 3	R/W	0b00000000
0x0F8C to 0x0F91	_	(Disabled)	_	_
0x0F92	T01CR0	8/16-bit composite timer 01 status control register 0	R/W	0b00000000
0x0F93	T00CR0	8/16-bit composite timer 00 status control register 0	R/W	0b00000000
0x0F94	T01DR	8/16-bit composite timer 01 data register	R/W	0b00000000
0x0F95	T00DR	8/16-bit composite timer 00 data register	R/W	0b00000000
0x0F96	TMCR0	8/16-bit composite timer 00/01 timer mode control register	R/W	0b00000000
0x0F97	T11CR0	8/16-bit composite timer 11 status control register 0	R/W	0b00000000
0x0F98	T10CR0	8/16-bit composite timer 10 status control register 0	R/W	0b00000000
0x0F99	T11DR	8/16-bit composite timer 11 data register	R/W	0b00000000
0x0F9A	T10DR	8/16-bit composite timer 10 data register	R/W	0b00000000
0x0F9B	TMCR1	8/16-bit composite timer 10/11 timer mode control register	R/W	0b00000000
0x0F9C	PPS01	8/16-bit PPG01 cycle setting buffer register	R/W	0b11111111
0x0F9D	PPS00	8/16-bit PPG00 cycle setting buffer register	R/W	0b11111111
0x0F9E	PDS01	8/16-bit PPG01 duty setting buffer register	R/W	0b11111111
0x0F9F	PDS00	8/16-bit PPG00 duty setting buffer register	R/W	0b11111111
0x0FA0	PPS11	8/16-bit PPG11 cycle setting buffer register		0b11111111
0x0FA1	PPS10	/16-bit PPG10 cycle setting buffer register		0b11111111
0x0FA2	PDS11	8/16-bit PPG11 duty setting buffer register	R/W	0b11111111
0x0FA3	PDS10	8/16-bit PPG10 duty setting buffer register	R/W	0b11111111

FUJITSU

(Continued)

Address	Register abbreviation	Register name	R/W	Initial value
0x0FA4	PPGS	8/16-bit PPG start register	R/W	0b00000000
0x0FA5	REVC	8/16-bit PPG output inversion register	R/W	0b00000000
0x0FA6 to 0x0FBD	_	(Disabled)	_	_
0x0FBE	PSSR0	UART/SIO prescaler select register ch. 0	R/W	0b00000000
0x0FBF	BRSR0	UART/SIO baud rate setting register ch. 0	R/W	0b00000000
0x0FC0	TIDR0	Touch input disable register 0	R/W	0b00000000
0x0FC1	TIDR1	Touch input disable register 1	R/W	0b00000000
0x0FC2	_	(Disabled)	_	_
0x0FC3	AIDRL	A/D input disable register (lower)	R/W	0b00000000
0x0FC4	LVDPW	LVD reset circuit password register	R/W	0b00000000
0x0FC5 to 0x0FE2	_	(Disabled)		_
0x0FE3	WCDR	Watch counter data register	R/W	0b00111111
0x0FE4	CRTH	Main CR clock trimming register (upper)	R/W	0b000XXXXX
0x0FE5	CRTL	Main CR clock trimming register (lower)	R/W	0b000XXXXX
0x0FE6	_	(Disabled)	_	_
0x0FE7	CRTDA	Main CR clock temperature dependent adjustment register	R/W	0b000XXXXX
0x0FE8	SYSC	System configuration register	R/W	0b11000011
0x0FE9	CMCR	Clock monitoring control register	R/W	0b00000000
0x0FEA	CMDR	Clock monitoring data register	R	0b00000000
0x0FEB	WDTH	Watchdog timer selection ID register (upper)	R	0bXXXXXXXX
0x0FEC	WDTL	Watchdog timer selection ID register (lower)	R	0bXXXXXXXX
0x0FED, 0x0FEE	_	(Disabled)		_
0x0FEF	WICR	Interrupt pin selection circuit control register		0b01000000
0x0FF0 to 0x0FFF	_	(Disabled)	_	_

• R/W access symbols

R/W : Readable/Writable

R : Read only
• Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.


Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

■ I/O MAP (MB95870K SERIES)

Address	Register abbreviation	Register name	R/W	Initial value
0x0000	PDR0	Port 0 data register	R/W	0b00000000
0x0001	DDR0	Port 0 direction register	R/W	0b00000000
0x0002	PDR1	Port 1 data register	R/W	0b00000000
0x0003	DDR1	Port 1 direction register	R/W	0b00000000
0x0004	_	(Disabled)	_	_
0x0005	WATR	Oscillation stabilization wait time setting register	R/W	0b11111111
0x0006	PLLC	PLL control register	R/W	0b000X0000
0x0007	SYCC	System clock control register	R/W	0bXXX11011
0x0008	STBC	Standby control register	R/W	0b00000000
0x0009	RSRR	Reset source register	R/W	0b000XXXXX
0x000A	TBTC	Time-base timer control register	R/W	0b0000000
0x000B	WPCR	Watch prescaler control register	R/W	0b0000000
0x000C	WDTC	Watchdog timer control register	R/W	0b00XX0000
0x000D	SYCC2	System clock control register 2	R/W	0bXXXX0011
0x000E to 0x0011	_	(Disabled)	_	_
0x0012	PDR4	Port 4 data register	R/W	0b00000000
0x0013	DDR4	Port 4 direction register	R/W	0b00000000
0x0014, 0x0015	_	(Disabled)	_	_
0x0016	PDR6	Port 6 data register	R/W	0b00000000
0x0017	DDR6	Port 6 direction register	R/W	0b0000000
0x0018	PDR7	Port 7 data register	R/W	0b00000000
0x0019	DDR7	Port 7 direction register	R/W	0b0000000
0x001A, 0x001B	_	(Disabled)	_	_
0x001C	STBC2	Standby control register 2	R/W	0b00000000
0x001D to 0x0027	_	(Disabled)		_
0x0028	PDRF	Port F data register	R/W	0b00000000
0x0029	DDRF	Port F direction register	R/W	0b00000000
0x002A	PDRG	Port G data register	R/W	0b00000000
0x002B	DDRG	Port G direction register	R/W	0b00000000
0x002C	PUL0	Port 0 pull-up register	R/W	0b00000000
0x002D	PUL1	Port 1 pull-up register	R/W	0b00000000
0x002E, 0x002F		(Disabled)	_	<u> </u>
0x0030	PUL4	Port 4 pull-up register	R/W	0b00000000
0x0031	<u> </u>	(Disabled)		_
0x0032	PUL7	Port 7 pull-up register	R/W	0b00000000



Address	Register abbreviation	Register name	R/W	Initial value
0x0033	PUL6	Port 6 pull-up register	R/W	0b00000000
0x0034	_	(Disabled)	_	_
0x0035	PULG	Port G pull-up register	R/W	0b00000000
0x0036	T01CR1	8/16-bit composite timer 01 status control register 1	R/W	0b00000000
0x0037	T00CR1	8/16-bit composite timer 00 status control register 1	R/W	0b00000000
0x0038	T11CR1	8/16-bit composite timer 11 status control register 1	R/W	0b00000000
0x0039	T10CR1	8/16-bit composite timer 10 status control register 1	R/W	0b00000000
0x003A	PC01	8/16-bit PPG timer 01 control register	R/W	0b00000000
0x003B	PC00	8/16-bit PPG timer 00 control register	R/W	0b00000000
0x003C	PC11	8/16-bit PPG timer 11 control register	R/W	0b00000000
0x003D	PC10	8/16-bit PPG timer 10 control register	R/W	0b00000000
0x003E	PC21	8/16-bit PPG timer 21 control register	R/W	0b00000000
0x003F	PC20	8/16-bit PPG timer 20 control register	R/W	0b00000000
0x0040 to 0x0047	_	(Disabled)	_	_
0x0048	EIC00	External interrupt circuit control register ch. 0/ch. 1	R/W	0b00000000
0x0049	EIC10	External interrupt circuit control register ch. 2/ch. 3	R/W	0b00000000
0x004A	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	0b00000000
0x004B	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	0b00000000
0x004C	EIC01	External interrupt circuit control register ch. 8/ch. 9	R/W	0b00000000
0x004D	_	(Disabled)	_	_
0x004E	LVDR	LVD reset voltage selection ID register	R/W	0b00000000
0x004F	LVDCC	LVD reset circuit control register	R/W	0b00000001
0x0050 to 0x0055	_	(Disabled)	_	_
0x0056	SMC10	UART/SIO serial mode control register 1 ch. 0	R/W	0b00000000
0x0057	SMC20	UART/SIO serial mode control register 2 ch. 0	R/W	0b00100000
0x0058	SSR0	UART/SIO serial status and data register ch. 0	R/W	0b00000001
0x0059	TDR0	UART/SIO serial output data register ch. 0	R/W	0b00000000
0x005A	RDR0	UART/SIO serial input data register ch. 0	R	0b00000000
0x005B	CMR0	Comparator control register ch. 0	R/W	0b11000101
0x005C to 0x005F	_	(Disabled)		_
0x0060	IBCR00	I ² C bus control register 0 ch. 0		0b00000000
0x0061	IBCR10	I ² C bus control register 1 ch. 0		0b00000000
0x0062	IBSR0	I ² C bus status register ch. 0		0b00000000
0x0063	IDDR0	I ² C data register ch. 0	R/W	0b00000000
0x0064	IAAR0	I ² C address register ch. 0	R/W	0b00000000
0x0065	ICCR0	I ² C clock control register ch. 0	R/W	0b00000000



Address	Register abbreviation	Register name		Initial value
0x0066				
to 0x006B	_	(Disabled)	_	_
0x006C	ADC1	8/10-bit A/D converter control register 1	R/W	0b0000000
0x006D	ADC2	8/10-bit A/D converter control register 2	R/W	0b00000000
0x006E	ADDH	8/10-bit A/D converter data register (upper)	R/W	0b00000000
0x006F	ADDL	8/10-bit A/D converter data register (lower)	R/W	0b00000000
0x0070	WCSR	Watch counter control register	R/W	0b00000000
0x0071	FSR2	Flash memory status register 2	R/W	0b00000000
0x0072	FSR	Flash memory status register	R/W	0b000X0000
0x0073	SWRE0	Flash memory sector write control register 0	R/W	0b00000000
0x0074	FSR3	Flash memory status register 3	R	0b000XXXXX
0x0075	FSR4	Flash memory status register 4	R/W	0b0000000
0x0076	WREN	Wild register address compare enable register	R/W	0b00000000
0x0077	WROR	Wild register data test setting register	R/W	0b00000000
0x0078	_	Mirror of register bank pointer (RP) and direct bank pointer (DP)	_	_
0x0079	ILR0	Interrupt level setting register 0	R/W	0b11111111
0x007A	ILR1	Interrupt level setting register 1	R/W	0b11111111
0x007B	ILR2	Interrupt level setting register 2	R/W	0b11111111
0x007C	ILR3	Interrupt level setting register 3	R/W	0b11111111
0x007D	ILR4	Interrupt level setting register 4	R/W	0b11111111
0x007E	ILR5	Interrupt level setting register 5	R/W	0b11111111
0x007F	_	(Disabled)	—	_
0x0E10	BEEP_FREQ	Beep output frequency register	R/W	0b00000000
0x0E11	TER0	TSC channel enable register 0	R/W	0b00000000
0x0E12	TER1	TSC channel enable register 1	R/W	0b00000000
0x0E13	PSC	TSC prescaler control register	R/W	0b00000000
0x0E14	WRESET	TSC warm reset enable register	R/W	0b00000000
0x0E15	RSEL0	TSC resistance select register 0	R/W	0b00000000
0x0E16	RSEL1	TSC resistance select register 1	R/W	0b00000000
0x0E17	RSEL2	TSC resistance select register 2	R/W	0b00000000
0x0E18	RSEL3	TSC resistance select register 3	R/W	0b00000000
0x0E19	RSEL4	TSC resistance select register 4	R/W	0b00000000
0x0E1A	RSEL5	TSC resistance select register 5	R/W	0b00000000
0x0E1B	RSEL6	TSC resistance select register 6	R/W	0b00000000
0x0E1C	BEEP_DUR	Beep duration select register		0b00000000
0x0E1D	DIOREG1	TSC direct output control register 1		0b00000000
0x0E1E	DIOREG2	TSC direct output control register 2		0b00000000
0x0E1F	DIOREG3	TSC direct output control register 3	R/W R/W	0b00000000
0x0E20	FEATURE_SELE CT	TSC feature select register	R/W	0bXXXXX100

FUĴITSU

Address	Register abbreviation	Register name		Initial value
0x0E21	AIC_WAIT	TSC AIC wait time setting register	R/W	0b00100111
0x0E22	CAL_INTERVAL	TSC calibration interval setting register	R/W	0b00110000
0x0E23	INTEGRATION_T IME	TSC integration time setting register	R/W	0b00001111
0x0E24	IDLE_TIME	TSC idle time setting register	R/W	0b00001111
0x0E25	CONTROL	TSC control register	R/W	0bXXXX0000
0x0E26	INT_MASK_REG	TSC interrupt mask register	R/W	0bXXX11000
0x0E27	INT_CLEAR_RE G	TSC interrupt clear register	R/W	0bXXX00000
0x0E28	FILTER_PERIOD	TSC filter period setting register	R/W	0b00000000
0x0E29	FILTER_THRES HOLD	TSC filter threshold setting register	R/W	0b00000000
0x0E2A	REF_DLY	TSC reference delay setting register	R/W	0b00000000
0x0E2B				
to 0x0E2F	_	(Disabled)	-	_
0x0E30	ALPHA_0	TSC alpha value setting register ch. 0	R/W	0b00001000
0x0E31	ALPHA_1	TSC alpha value setting register ch. 1	R/W	0b00001000
0x0E32	ALPHA 2	TSC alpha value setting register ch. 2	R/W	0b00001000
0x0E33	ALPHA_3	TSC alpha value setting register ch. 3	R/W	0b00001000
0x0E34	ALPHA_4	TSC alpha value setting register ch. 4	R/W	0b00001000
0x0E35	ALPHA 5	TSC alpha value setting register ch. 5	R/W	0b00001000
0x0E36	ALPHA_6	TSC alpha value setting register ch. 6	R/W	0b00001000
0x0E37	ALPHA_7	TSC alpha value setting register ch. 7	R/W	0b00001000
0x0E38	ALPHA_8	TSC alpha value setting register ch. 8	R/W	0b00001000
0x0E39	ALPHA_9	TSC alpha value setting register ch. 9	R/W	0b00001000
0x0E3A	ALPHA_10	TSC alpha value setting register ch. 10	R/W	0b00001000
0x0E3B	ALPHA_11	TSC alpha value setting register ch. 11	R/W	0b00001000
0x0E3C to 0x0E3F	_	(Disabled)	_	_
0x0E40	BETA	TSC beta value setting register	R/W	0b00000100
0x0E41 to 0x0E4F	_	(Disabled)		_
0x0E50	STRENGTH_TH RESHOLD_0	TSC touch strength threshold setting register ch. 0		0b0000001
0x0E51	STRENGTH_TH RESHOLD_1	TSC touch strength threshold setting register ch. 1		0b0000001
0x0E52	STRENGTH_TH RESHOLD_2	TSC touch strength threshold setting register ch. 2	R/W	0b0000001
0x0E53	STRENGTH_TH RESHOLD_3	TSC touch strength threshold setting register ch. 3	R/W	0b00000001



	Register		D 014	
Address	abbreviation	Register name	R/W	Initial value
0x0E54	STRENGTH_TH RESHOLD_4	TSC touch strength threshold setting register ch. 4		0b0000001
0x0E55	STRENGTH_TH RESHOLD_5	TSC touch strength threshold setting register ch. 5	R/W	0b00000001
0x0E56	STRENGTH_TH RESHOLD_6	TSC touch strength threshold setting register ch. 6	R/W	0b0000001
0x0E57	STRENGTH_TH RESHOLD_7	TSC touch strength threshold setting register ch. 7	R/W	0b0000001
0x0E58	STRENGTH_TH RESHOLD_8	TSC touch strength threshold setting register ch. 8	R/W	0b0000001
0x0E59	STRENGTH_TH RESHOLD_9	TSC touch strength threshold setting register ch. 9	R/W	0b0000001
0x0E5A	STRENGTH_TH RESHOLD_10	TSC touch strength threshold setting register ch. 10	R/W	0b0000001
0x0E5B	STRENGTH_TH RESHOLD_11	TSC touch strength threshold setting register ch. 11	R/W	0b0000001
0x0E5C to 0x0E5F	_	(Disabled)		_
0x0E60	STRENGTH_0	TSC touch strength register ch. 0	R	0bXXXXXXXX
0x0E61	STRENGTH_1	TSC touch strength register ch. 1	R	0bXXXXXXXX
0x0E62	STRENGTH_2	TSC touch strength register ch. 2	R	0bXXXXXXXX
0x0E63	STRENGTH_3	TSC touch strength register ch. 3	R	0bXXXXXXXX
0x0E64	STRENGTH_4	TSC touch strength register ch. 4	R	0bXXXXXXXX
0x0E65	STRENGTH_5	TSC touch strength register ch. 5	R	0bXXXXXXXX
0x0E66	STRENGTH_6	TSC touch strength register ch. 6	R	0bXXXXXXXX
0x0E67	STRENGTH_7	TSC touch strength register ch. 7	R	0bXXXXXXXX
0x0E68	STRENGTH_8	TSC touch strength register ch. 8	R	0bXXXXXXXX
0x0E69	STRENGTH_9	TSC touch strength register ch. 9	R	0bXXXXXXXX
0x0E6A	STRENGTH_10	TSC touch strength register ch. 10	R	0bXXXXXXXX
0x0E6B	STRENGTH_11	TSC touch strength register ch. 11	R	0bXXXXXXXX
0x0E6C to 0x0E6F	_	(Disabled)	_	_
0x0E70	CALIBRATED_IM PEDANCE_0	TSC calibrated impedance register ch. 0		0bXXXXXXX
0x0E71	CALIBRATED_IM PEDANCE_1	TSC calibrated impedance register ch. 1		0bXXXXXXX
0x0E72	CALIBRATED_IM PEDANCE_2	TSC calibrated impedance register ch. 2		0bXXXXXXX
0x0E73	CALIBRATED_IM PEDANCE_3	TSC calibrated impedance register ch. 3	R	0bXXXXXXXX
0x0E74	CALIBRATED_IM PEDANCE_4	TSC calibrated impedance register ch. 4	R	0bXXXXXXXX



Address	Register abbreviation	Register name	R/W	Initial value
0x0E75	CALIBRATED_IM PEDANCE_5	TSC calibrated impedance register ch. 5	R	0bXXXXXXX
0x0E76	CALIBRATED_IM PEDANCE_6	SC calibrated impedance register ch. 6		0bXXXXXXX
0x0E77	CALIBRATED_IM PEDANCE_7	TSC calibrated impedance register ch. 7	R	0bXXXXXXXX
0x0E78	CALIBRATED_IM PEDANCE_8	TSC calibrated impedance register ch. 8	R	0bXXXXXXXX
0x0E79	CALIBRATED_IM PEDANCE_9	TSC calibrated impedance register ch. 9	R	0bXXXXXXXX
0x0E7A	CALIBRATED_IM PEDANCE_10	TSC calibrated impedance register ch. 10	R	0bXXXXXXX
0x0E7B	CALIBRATED_IM PEDANCE_11	TSC calibrated impedance register ch. 11	R	0bXXXXXXXX
0x0E7C to 0x0E7F	_	(Disabled)	_	
0x0E80	IMPEDANCE_0	TSC impedance register ch. 0	R	0bXXXXXXXX
0x0E81	IMPEDANCE_1	TSC impedance register ch. 1	R	0bXXXXXXXX
0x0E82	IMPEDANCE_2	TSC impedance register ch. 2	R	0bXXXXXXXX
0x0E83	IMPEDANCE_3	TSC impedance register ch. 3	R	0bXXXXXXXX
0x0E84	IMPEDANCE_4	TSC impedance register ch. 4	R	0bXXXXXXXX
0x0E85	IMPEDANCE_5	TSC impedance register ch. 5	R	0bXXXXXXXX
0x0E86	IMPEDANCE_6	TSC impedance register ch. 6	R	0bXXXXXXXX
0x0E87	IMPEDANCE_7	TSC impedance register ch. 7	R	0bXXXXXXXX
0x0E88	IMPEDANCE_8	TSC impedance register ch. 8	R	0bXXXXXXXX
0x0E89	IMPEDANCE_9	TSC impedance register ch. 9	R	0bXXXXXXXX
0x0E8A	IMPEDANCE_10	TSC impedance register ch. 10	R	0bXXXXXXXX
0x0E8B	IMPEDANCE_11	TSC impedance register ch. 11	R	0bXXXXXXXX
0x0E8C to 0x0E8F	_	(Disabled)	_	_
0x0E90	TOUCH_BYTE_L	TSC touch data register (lower)	R	0b00000000
0x0E91	TOUCH_BYTE_ H	TSC touch data register (upper)	R	0b00000000
0x0E92	INT_PENDING_ REG	TSC interrupt pending register		0b00000000
0x0E93 to 0x0E9F	_	(Disabled)		_
0x0F80	WRARH0	Wild register address setting register (upper) ch. 0	R/W	0b00000000
0x0F81	WRARL0	Wild register address setting register (lower) ch. 0	R/W	0b00000000
0x0F82	WRDR0	Wild register data setting register ch. 0	R/W	0b00000000

Address	Register abbreviation	Register name	R/W	Initial value
0x0F83	WRARH1	Wild register address setting register (upper) ch. 1	R/W	0b00000000
0x0F84	WRARL1	Wild register address setting register (lower) ch. 1	R/W	0b00000000
0x0F85	WRDR1	Wild register data setting register ch. 1	R/W	0b00000000
0x0F86	WRARH2	Wild register address setting register (upper) ch. 2	R/W	0b00000000
0x0F87	WRARL2	Wild register address setting register (lower) ch. 2	R/W	0b00000000
0x0F88	WRDR2	Wild register data setting register ch. 2	R/W	0b00000000
0x0F89	WRARH3	Wild register address setting register (upper) ch. 3	R/W	0b00000000
0x0F8A	WRARL3	Wild register address setting register (lower) ch. 3	R/W	0b00000000
0x0F8B	WRDR3	Wild register data setting register ch. 3	R/W	0b00000000
0x0F8C to 0x0F91	_	(Disabled)	_	_
0x0F92	T01CR0	8/16-bit composite timer 01 status control register 0	R/W	0b00000000
0x0F93	T00CR0	8/16-bit composite timer 00 status control register 0	R/W	0b00000000
0x0F94	T01DR	8/16-bit composite timer 01 data register	R/W	0b00000000
0x0F95	T00DR	8/16-bit composite timer 00 data register	R/W	0b00000000
0x0F96	TMCR0	3/16-bit composite timer 00/01 timer mode control egister		0b00000000
0x0F97	T11CR0	8/16-bit composite timer 11 status control register 0	R/W	0b00000000
0x0F98	T10CR0	8/16-bit composite timer 10 status control register 0	R/W	0b00000000
0x0F99	T11DR	8/16-bit composite timer 11 data register	R/W	0b00000000
0x0F9A	T10DR	8/16-bit composite timer 10 data register	R/W	0b00000000
0x0F9B	TMCR1	8/16-bit composite timer 10/11 timer mode control register	R/W	0b00000000
0x0F9C	PPS01	8/16-bit PPG01 cycle setting buffer register	R/W	0b11111111
0x0F9D	PPS00	8/16-bit PPG00 cycle setting buffer register	R/W	0b11111111
0x0F9E	PDS01	8/16-bit PPG01 duty setting buffer register	R/W	0b11111111
0x0F9F	PDS00	8/16-bit PPG00 duty setting buffer register	R/W	0b11111111
0x0FA0	PPS11	8/16-bit PPG11 cycle setting buffer register	R/W	0b11111111
0x0FA1	PPS10	8/16-bit PPG10 cycle setting buffer register	R/W	0b11111111
0x0FA2	PDS11	8/16-bit PPG11 duty setting buffer register	R/W	0b11111111
0x0FA3	PDS10	8/16-bit PPG10 duty setting buffer register	R/W	0b11111111
0x0FA4	PPGS	8/16-bit PPG start register	R/W	0b00000000
0x0FA5	REVC	8/16-bit PPG output inversion register	R/W	0b00000000
0x0FA6	PPS21	8/16-bit PPG21 cycle setting buffer register		0b11111111
0x0FA7	PPS20	8/16-bit PPG20 cycle setting buffer register		0b11111111
0x0FA8, 0x0FA9	_	(Disabled)		_
0x0FAA	PDS21	8/16-bit PPG21 duty setting buffer register	R/W	0b11111111
0x0FAB	PDS20	8/16-bit PPG20 duty setting buffer register	R/W	0b11111111



(Continued)

Address	Register abbreviation	Register name	R/W	Initial value
0x0FAC to 0x0FBD	_	(Disabled)	_	_
0x0FBE	PSSR0	UART/SIO prescaler select register ch. 0	R/W	0b00000000
0x0FBF	BRSR0	UART/SIO baud rate setting register ch. 0	R/W	0b00000000
0x0FC0	TIDR0	Touch input disable register 0	R/W	0b00000000
0x0FC1	TIDR1	Touch input disable register 1	R/W	0b00000000
0x0FC2	_	(Disabled)	_	_
0x0FC3	AIDRL	A/D input disable register (lower)	R/W	0b00000000
0x0FC4	LVDPW	LVD reset circuit password register	R/W	0b00000000
0x0FC5 to 0x0FE2	_	(Disabled)		_
0x0FE3	WCDR	Vatch counter data register		0b00111111
0x0FE4	CRTH	Main CR clock trimming register (upper)	R/W	0b000XXXXX
0x0FE5	CRTL	Main CR clock trimming register (lower)	R/W	0b000XXXXX
0x0FE6	_	(Disabled)	_	_
0x0FE7	CRTDA	Main CR clock temperature dependent adjustment register	R/W	0b000XXXXX
0x0FE8	SYSC	System configuration register	R/W	0b11000011
0x0FE9	CMCR	Clock monitoring control register	R/W	0b00000000
0x0FEA	CMDR	Clock monitoring data register	R	0b00000000
0x0FEB	WDTH	Watchdog timer selection ID register (upper)	R	0bXXXXXXXX
0x0FEC	WDTL	Watchdog timer selection ID register (lower)	R	0bXXXXXXXX
0x0FED, 0x0FEE	_	(Disabled)		_
0x0FEF	WICR	Interrupt pin selection circuit control register		0b01000000
0x0FF0 to 0x0FFF	_	(Disabled)		_

• R/W access symbols

R/W : Readable/Writable

R : Read only
• Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

■ I/O PORTS (MB95850K SERIES)

· List of port registers

Register name		Read/Write	Initial value
Port 0 data register	PDR0	R, RM/W	0b0000000
Port 0 direction register	DDR0	R/W	0b0000000
Port 1 data register	PDR1	R, RM/W	0b0000000
Port 1 direction register	DDR1	R/W	0b0000000
Port 4 data register	PDR4	R, RM/W	0b0000000
Port 4 direction register	DDR4	R/W	0b0000000
Port 6 data register	PDR6	R, RM/W	0b0000000
Port 6 direction register	DDR6	R/W	0b0000000
Port 7 data register	PDR7	R, RM/W	0b0000000
Port 7 direction register	DDR7	R/W	0b0000000
Port F data register	PDRF	R, RM/W	0b0000000
Port F direction register	DDRF	R/W	0b0000000
Port G data register	PDRG	R, RM/W	0b0000000
Port G direction register	DDRG	R/W	0b0000000
Port 0 pull-up register	PUL0	R/W	0b0000000
Port 1 pull-up register	PUL1	R/W	0b00000000
Port 6 pull-up register	PUL6	R/W	0b0000000
Port 7 pull-up register	PUL7	R/W	0b0000000
Port G pull-up register	PULG	R/W	0b0000000
A/D input disable register (lower)	AIDRL	R/W	0b0000000
Touch input disable register 0	TIDR0	R/W	0b0000000
Touch input disable register 1	TIDR1	R/W	0b0000000

R/W : Readable/writable (The read value is the same as the write value.)

R, RM/W: Readable/writable (The read value is different from the write value. The write value is read by the read-modify-write (RMW) type of instruction.)

DS702-00013-0v01-E

1. Port 0

Port 0 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

(1) Port 0 configuration

Port 0 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 0 data register (PDR0)
- Port 0 direction register (DDR0)
- Port 0 pull-up register (PUL0)
- A/D input disable register (lower) (AIDRL)

(2) Block diagrams of port 0

• P04/AN00/BEEP/DIO01/TO01 pin

This pin has the following peripheral functions:


- 8/10-bit A/D converter analog input pin (AN00)
- Beep output pin (BEEP)
- TSC touch ch. 1 direct output pin (DIO01)
- 8/16-bit composite timer ch. 0 output pin (TO01)

• P06/AN02/CMP0_O/PPG00 pin

This pin has the following peripheral functions:

- 8/10-bit A/D converter analog input pin (AN02)
- Comparator ch. 0 digital output pin (CMP0_O)
- 816-bit PPG ch. 0 output pin (PPG00)


Block diagram of P04/AN00/BEEP/DIO01/TO01 and P06/AN02/CMP0_O/PPG00




• P05/INT05/AN01/CMP0_N/TO00 pin

62

- This pin has the following peripheral functions:
- External interrupt input pin (INT05)
- 8/10-bit A/D converter analog input pin (AN01)
- Comparator ch. 0 inverting analog input (negative input) pin (CMP0_N)
- 8/16-bit composite timer ch. 0 output pin (TO00)
- Block diagram of P05/INT05/AN01/CMP0_N/TO00



- P07/AN03/CMP0_P/PPG01 pin
 - This pin has the following peripheral functions:
 - 8/10-bit A/D converter analog input pin (AN03)
 - Comparator ch. 0 non-inverting analog input (positive input) pin (CMP0_P)
 - 8/16-bit PPG ch. 0 output pin (PPG01)
- Block diagram of P07/AN03/CMP0_P/PPG01



(3) Port 0 registers

• Port 0 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write			
PDR0	0	Pin state is "L" level.	PDR0 value is "0".	As output port, outputs "L" level			
	1	Pin state is "H" level.	PDR0 value is "1".	As output port, outputs "H" level.			
DDR0	0	Port input enabled					
	1	Port output enabled					
PUL0	0	Pull-up disabled					
	1	Pull-up enabled					
AIDRL	0	Analog input enabled					
	1	Port input enabled					

• Correspondence between registers and pins for port 0

	Correspondence between related register bits and pins							
Pin name	P07	P06	P05	P04	-	-	-	-
PDR0								
DDR0	bit7	bit6	bit5	bit4				
PUL0					-	-	-	-
AIDRL	bit5	bit4	bit1	bit0				

(4) Port 0 operations

- · Operation as an output port
 - A pin becomes an output port if the bit in the DDR0 register corresponding to that pin is set to "1".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When a pin is used as an output port, it outputs the value of the PDR0 register to external pins.
 - If data is written to the PDR0 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDR0 register returns the PDR0 register value.

• Operation as an input port

- A pin becomes an input port if the bit in the DDR0 register corresponding to that pin is set to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- When using a pin shared with the analog input function as an input port, set the bit in the A/D input disable register (lower) (AIDRL) corresponding to that pin to "1".
- If data is written to the PDR0 register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDR0 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR0 register, the PDR0 register value is returned.

• Operation as a peripheral function output pin

- A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
- The pin value can be read from the PDR0 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR0 register. However, if the read-modify-write (RMW) type of instruction is used to read the PDR0 register, the PDR0 register value is returned.

• Operation as a peripheral function input pin

- To set a pin as an input port, set the bit in the DDR0 register corresponding to the input pin of a peripheral function to "0".
- When using a pin shared with the analog input function as another peripheral function input pin, configure it as an input port by setting the bit in the AIDRL register corresponding to that pin to "1".
- Reading the PDR0 register returns the pin value, regardless of whether the peripheral function uses that
 pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR0
 register, the PDR0 register value is returned.

Operation at reset

If the CPU is reset, all bits in the DDR0 register are initialized to "0" and port input is enabled. As for a pin shared with analog input, its port input is disabled because the AIDRL register is initialized to "0".

· Operation in stop mode and watch mode

- If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR0 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open. However, if the interrupt input is enabled for the external interrupt (INT05), the input is enabled and not blocked.
- If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

• Operation as an analog input pin

- Set the bit in the DDR0 register bit corresponding to the analog input pin to "0" and the bit corresponding to that pin in the AIDRL register to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions. In addition, set the corresponding bit in the PUL0 register to "0".

(Continued)

- Operation as an external interrupt input pin
 - Set the bit in the DDR0 register corresponding to the external interrupt input pin to "0".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - The pin value is always input to the external interrupt circuit. When using a pin for a function other than the interrupt, disable the external interrupt function corresponding to that pin.
- Operation of the pull-up register

Setting the bit in the PUL0 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL0 register.

- Operation as a comparator input pin
 - Set the bit in the AIDRL register corresponding to the comparator input pin to "0".
 - Regardless of the value of the PDR0 register and that of the DDR0 register, if the comparator analog input enable bit in the comparator control register (CMR0:VCID) is set to "0", the comparator input function is enabled.
 - To disable the comparator input function, set the VCID bit to "1".
 - For details of the comparator, refer to "CHAPTER 27 COMPARATOR" in the hardware manual of the MB95850K/860K/870K Series.

2. Port 1

Port 1 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

(1) Port 1 configuration

Port 1 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 1 data register (PDR1)
- Port 1 direction register (DDR1)
- Port 1 pull-up register (PUL1)


(2) Block diagrams of port 1

• P10/DBG/EC0 pin

This pin has the following peripheral functions:

- DBG input pin (DBG)
- 8/16-bit composite timer ch. 0 clock input pin (EC0)

• Block diagram of P10/DBG/EC0




• P13/INT04/UI0/DIO02 pin

68

This pin has the following peripheral functions:

- External interrupt input pin (INT04)
- UART/SIO ch. 0 data input pin (UI0)
- TSC touch ch. 2 direct output pin (DIO02)

• Block diagram of P13/INT04/UI0/DIO02



(Continued)

• P14/INT01/UO0/DIO00 pin

This pin has the following peripheral functions:


- External interrupt input pin (INT01)
- UART/SIO ch. 0 data output pin (UO0)
- TSC touch ch. 0 direct output pin (DIO00)

• P15/INT00/UCK0 pin

This pin has the following peripheral functions:

- External interrupt input pin (INT00)
- UART/SIO ch. 0 clock I/O pin (UCK0)

• Block diagram of P14/INT01/UO0/DIO00 and P15/INT00/UCK0



(3) Port 1 registers

• Port 1 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write		
PDR1	0	Pin state is "L" level.	PDR1 value is "0".	As output port, outputs "L" level.		
	1	Pin state is "H" level.	PDR1 value is "1".	As output port, outputs "H" level.*		
DDR1	0	Port input enabled				
	1	Port output enabled				
PUL1	0	Pull-up disabled				
	1	Pull-up enabled				

^{*:} If the pin is an N-ch open drain pin, the pin state becomes Hi-Z.

• Correspondence between registers and pins for port 1

	Correspondence between related register bits and pins							
Pin name	-	-	P15	P14	P13	-	-	P10
PDR1								
DDR1	-	-	bit5	bit4	bit3	-	-	bit0*
PUL1								

^{*:} Though P10 has no pull-up function, bit0 in the PUL1 register can still be accessed. The operation of P10 is not affected by the setting of bit0 in the PUL1 register.

(4) Port 1 operations

- Operation as an output port
 - A pin becomes an output port if the bit in the DDR1 register corresponding to that pin is set to "1".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When a pin is used as an output port, it outputs the value of the PDR1 register to external pins.
 - If data is written to the PDR1 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDR1 register returns the PDR1 register value.

• Operation as an input port

- A pin becomes an input port if the bit in the DDR1 register corresponding to that pin is set to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- If data is written to the PDR1 register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDR1 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR1 register, the PDR1 register value is returned.

• Operation as a peripheral function output pin

- A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
- The pin value can be read from the PDR1 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR1 register. However, if the read-modify-write (RMW) type of instruction is used to read the PDR1 register, the PDR1 register value is returned.

• Operation as a peripheral function input pin

- To set a pin as an input port, set the bit in the DDR1 register corresponding to the input pin of a peripheral function to "0".
- Reading the PDR1 register returns the pin value, regardless of whether the peripheral function uses that pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR1 register, the PDR1 register value is returned.

Operation at reset

If the CPU is reset, all bits in the DDR1 register are initialized to "0" and port input is enabled.

Operation in stop mode and watch mode

- If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR1 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open. However, if the interrupt input from the external interrupt (INT00, INT01 and INT04) is enabled, or if the interrupt input of P10/DBG/EC0 is enabled by the external interrupt control register ch. 0 (EIC00) of the external interrupt circuit and the interrupt pin selection circuit control register (WICR) of the interrupt pin selection circuit, the input is enabled and is not blocked.
- If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

• Operation as an external interrupt input pin

- Set the bit in the DDR1 register corresponding to the external interrupt input pin to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- The pin value is always input to the external interrupt circuit. When using a pin for a function other than the interrupt, disable the external interrupt function corresponding to that pin.

• Operation of the pull-up register

Setting the bit in the PUL1 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL1 register.

3. Port 4

Port 4 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

(1) Port 4 configuration

Port 4 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 4 data register (PDR4)
- Port 4 direction register (DDR4)

(2) Block diagrams of port 4

• P46/INT06/SDA pin

This pin has the following peripheral functions:


- External interrupt input pin (INT06)
- I2C bus interface ch. 0 data I/O pin (SDA)

• P47/INT07/SCL pin

This pin has the following peripheral functions:

- External interrupt input pin (INT07)
- I2C bus interface ch. 0 clock I/O pin (SCL)

• Block diagram of P46/INT06/SDA and P47/INT07/SCL



(3) Port 4 registers

• Port 4 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write				
PDR4	0	Pin state is "L" level.	PDR4 value is "0".	As output port, outputs "L" level.				
1 0114	1	Pin state is "H" level.	PDR4 value is "1".	As output port, outputs "H" level.*				
DDR4	0		Port input enabled					
DDN4	1	Port output enabled						

^{*:} If the pin is an N-ch open drain pin, the pin state becomes Hi-Z.

• Correspondence between registers and pins for port 4

		Correspondence between related register bits and pins						
Pin name	P47	P46	-	-	-	-	-	-
PDR4	bit7	bit6	_					
DDR4	DILI	DILO		-		-	_	-

(4) Port 4 operations

- · Operation as an output port
 - A pin becomes an output port if the bit in the DDR4 register corresponding to that pin is set to "1".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When a pin is used as an output port, it outputs the value of the PDR4 register to external pins.
 - If data is written to the PDR4 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDR4 register returns the PDR4 register value.

· Operation as an input port

- A pin becomes an input port if the bit in the DDR4 register corresponding to that pin is set to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- When using a pin shared with the analog input function as an input port, set the bit in the A/D input disable register (lower) (AIDRL) corresponding to that pin to "1"
- If data is written to the PDR4 register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDR4 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR4 register, the PDR4 register value is returned.

• Operation as a peripheral function output pin

- A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
- The pin value can be read from the PDR4 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR4 register. However, if the read-modify-write (RMW) type of instruction is used to read the PDR4 register, the PDR4 register value is returned.

• Operation as a peripheral function input pin

- To set a pin as an input port, set the bit in the DDR4 register corresponding to the input pin of a peripheral function to "0".
- Reading the PDR4 register returns the pin value, regardless of whether the peripheral function uses that pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR4 register, the PDR4 register value is returned.

Operation at reset

If the CPU is reset, all bits in the DDR4 register are initialized to "0" and port input is enabled. As for a pin shared with analog input, its port input is disabled because the AIDRL register is initialized to "0".

· Operation in stop mode and watch mode

- If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR4 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open. However, if the interrupt input is enabled for the external interrupt (INT06 and INT07), the input is enabled and not blocked.
- If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

• Operation as an external interrupt input pin

- Set the bit in the DDR4 register corresponding to the external interrupt input pin to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- The pin value is always input to the external interrupt circuit. When using a pin for a function other than the interrupt, disable the external interrupt function corresponding to that pin.

4. Port 6

Port 6 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

(1) Port 6 configuration

Port 6 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 6 data register (PDR6)
- Port 6 direction register (DDR6)
- Port 6 pull-up register (PUL6)
- Touch input disable register 0 (TIDR0)

(2) Block diagrams of port 6

• P63/AREF pin

This pin has the following peripheral function:

• TSC reference input pin (AREF)

• P65/S01 pin

This pin has the following peripheral function:

• TSC touch ch. 1 input pin (S01)

• P66/S02 pin

This pin has the following peripheral function:


• TSC touch ch. 2 input pin (S02)

• P67/S03 pin

This pin has the following peripheral function:

• TSC touch ch. 3 input pin (S03)

Block diagram of P63/AREF, P65/S01, P66/S02 and P67/S03



(3) Port 6 registers

76

• Port 6 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write			
PDR6	0	Pin state is "L" level.	PDR6 value is "0".	As output port, outputs "L" level.			
FDNO	1	Pin state is "H" level.	PDR6 value is "1".	As output port, outputs "H" level.			
DDR6	0	Port input enabled					
DDNO	1		Port output enable	d			
PUL6	0		Pull-up disabled				
FOLO	1		Pull-up enabled				
TIDR0	0	Touch input or reference input enabled					
TIDNO	1		Port input enabled	d			

• Correspondence between registers and pins for port 6

		Correspondence between related register bits and pins						
Pin name	P67	P66	P65	-	P63	-	-	-
PDR6								
DDR6	bit7	bit6	bit5	-	bit3			
PUL6						-	-	-
TIDR0	bit3	bit2	bit1	-	bit4			

(4) Port 6 operations

- · Operation as an output port
 - A pin becomes an output port if the bit in the DDR6 register corresponding to that pin is set to "1".
 - When a pin is used as an output port, it outputs the value of the PDR6 register to external pins.
 - If data is written to the PDR6 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDR6 register returns the PDR6 register value.

· Operation as an input port

- A pin becomes an input port if the bit in the DDR6 register corresponding to that pin is set to "0".
- When using a pin shared with the touch input function as an input port, set the bit in the touch input disable register 0 (TIDR0) corresponding to that pin to "1".
- If data is written to the PDR6 register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDR6 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR6 register, the PDR6 register value is returned.

Operation at reset

If the CPU is reset, all bits in the DDR6 register are initialized to "0" and port input is enabled.

- Operation in stop mode and watch mode
 - If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR6 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open.
 - When the stop enable bit in the TSC prescaler control register (PSC:STPE) is set to "1", the TSC can operate in stop mode or watch mode, the touch input is enabled and is not blocked. The TSC wakes up in stop mode or watch mode provided that the TINT (touch interrupt) and the GINT (general interrupt) are set to enable the TSC to wake up in stop mode or watch mode.
 - If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

· Operation as a touch input pin

Set the bit in the DDR6 register bit corresponding to the touch input pin to "0" and the bit in the TIDR0 register corresponding to the same pin to "0". In addition, set the corresponding bit in the PUL6 register to "0".

· Operation of the pull-up register

Setting the bit in the PUL6 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL6 register.

5. Port 7

Port 7 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

(1) Port 7 configuration

Port 7 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 7 data register (PDR7)
- Port 6 direction register (DDR7)
- Port 6 pull-up register (PUL7)
- Touch input disable register 1 (TIDR1)

(2) Block diagrams of port 7

• P70/S04 pin

This pin has the following peripheral function:


• TSC touch ch. 4 input pin (S04)

• P71/S05 pin

This pin has the following peripheral function:

• TSC touch ch. 5 input pin (S05)

• Block diagram of P70/S04 and P71/S05



(3) Port 7 registers

• Port 7 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write				
PDR7	0	Pin state is "L" level.	PDR7 value is "0".	As output port, outputs "L" level.				
PDN/	1	Pin state is "H" level.	PDR7 value is "1".	As output port, outputs "H" level.				
DDR7	0		Port input enabled					
DDN/	1		Port output enable	d				
PUL7	0		Pull-up disabled					
FOL7	1		Pull-up enabled					
TIDR1	0	Touch input or reference input enabled						
HOITI	1	Port input enabled						

• Correspondence between registers and pins for port 7

		Correspondence between related register bits and pins						
Pin name	-	-	-	-	-	-	P71	P70
PDR7								
DDR7							hi+1	bi+O
PUL7	-	-	-	-	-	-	bit1	bit0
TIDR1								

(4) Port 7 operations

- · Operation as an output port
 - A pin becomes an output port if the bit in the DDR7 register corresponding to that pin is set to "1".
 - When a pin is used as an output port, it outputs the value of the PDR7 register to external pins.
 - If data is written to the PDR7 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDR7 register returns the PDR7 register value.

· Operation as an input port

- A pin becomes an input port if the bit in the DDR7 register corresponding to that pin is set to "0".
- When using a pin shared with the touch input function as an input port, set the bit in the touch input disable register 1 (TIDR1) corresponding to that pin to "1".
- If data is written to the PDR7 register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDR7 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR7 register, the PDR7 register value is returned.

Operation at reset

If the CPU is reset, all bits in the DDR7 register are initialized to "0" and port input is enabled.

• Operation in stop mode and watch mode

- If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR7 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open.
- When the stop enable bit in the TSC prescaler control register (PSC:STPE) is set to "1", the TSC can operate in stop mode or watch mode, the touch input is enabled and is not blocked. The TSC wakes up in stop mode or watch mode provided that the TINT (touch interrupt) and the GINT (general interrupt) are set to enable the TSC to wake up in stop mode or watch mode.
- If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

Operation as a touch input pin

Set the bit in the DDR7 register bit corresponding to the touch input pin to "0" and the bit in the TIDR1 register corresponding to the same pin to "0". In addition, set the corresponding bit in the PUL7 register to "0".

· Operation of the pull-up register

Setting the bit in the PUL7 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL7 register.

6. Port F

Port F is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

(1) Port F configuration

Port F is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port F data register (PDRF)
- Port F direction register (DDRF)

(2) Block diagrams of port F

• PF0/X0 pin

This pin has the following peripheral function:


• Main clock input oscillation pin (X0)

• PF1/X1 pin

This pin has the following peripheral function:

• Main clock I/O oscillation pin (X1)

• Block diagram of PF0/X0 and PF1/X1




(Continued)

• PF2/RST pin

This pin has the following peripheral function:

• Reset pin (RST)

• Block diagram of PF2/RST



(3) Port F registers

• Port F register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write				
PDRF	0	Pin state is "L" level.	PDRF value is "0".	As output port, outputs "L" level.				
I DITI	1	Pin state is "H" level.	PDRF value is "1".	As output port, outputs "H" level.*				
DDRF	0		Port input enabled					
DDNF	1		Port output enable	d				

^{*:} If the pin is an N-ch open drain pin, the pin state becomes Hi-Z.

• Correspondence between registers and pins for port F

		Correspondence between related register bits and pins						
Pin name	-	-	-	-	-	PF2	PF1	PF0
PDRF	_	_	_	_	_	bit2	bit1	bit0
DDRF	-	-	-	-	-	DILZ	DILI	Dito

(4) Port F operations

- · Operation as an output port
 - A pin becomes an output port if the bit in the DDRF register corresponding to that pin is set to "1".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When a pin is used as an output port, it outputs the value of the PDRF register to external pins.
 - If data is written to the PDRF register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDRF register returns the PDRF register value.

· Operation as an input port

- A pin becomes an input port if the bit in the DDRF register corresponding to that pin is set to "0".
- If data is written to the PDRF register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDRF register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDRF register, the PDRF register value is returned.

Operation at reset

If the CPU is reset, all bits in the DDRF register are initialized to "0" and port input is enabled.

- · Operation in stop mode and watch mode
 - If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDRF register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open.
 - If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

7. Port G

Port G is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

(1) Port G configuration

Port G is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port G data register (PDRG)
- Port G direction register (DDRG)
- Port G pull-up register (PULG)

(2) Block diagram of port G

• PG1/X0A/DIO04 pin

This pin has the following peripheral functions:


- Subclock input oscillation pin (X0A)
- TSC touch ch. 4 direct output pin (DIO04)

• PG2/X1A/DIO03 pin

This pin has the following peripheral functions:

- Subclock I/O oscillation pin (X1A)
- TSC touch ch. 3 direct output pin (DIO03)

Block diagram of PG1/X0A/DIO04 and PG2/X1A/DIO03



(3) Port G registers

86

• Port G register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write			
PDRG	0	Pin state is "L" level.	PDRG value is "0".	As output port, outputs "L" level.			
I DITO	1	Pin state is "H" level.	PDRG value is "1".	As output port, outputs "H" level.			
DDRG	0		Port input enabled	1			
DDNG	1		Port output enable	d			
PULG	0	Pull-up disabled					
1 OLG	1 Pull-up enabled						

• Correspondence between registers and pins for port G

		Correspondence between related register bits and pins						
Pin name	-	-	-	-	-	PG2	PG1	-
PDRG								
DDRG	-	-	-	-	-	bit2	bit1	-
PULG								

(4) Port G operations

- · Operation as an output port
 - A pin becomes an output port if the bit in the DDRG register corresponding to that pin is set to "1".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When a pin is used as an output port, it outputs the value of the PDRG register to external pins.
 - If data is written to the PDRG register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDRG register returns the PDRG register value.

Operation as an input port

- A pin becomes an input port if the bit in the DDRG register corresponding to that pin is set to "0".
- If data is written to the PDRG register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDRG register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDRG register, the PDRG register value is returned.

• Operation as a peripheral function output pin

- A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
- The pin value can be read from the PDRG register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDRG register.
 However, if the read-modify-write (RMW) type of instruction is used to read the PDRG register, the PDRG register value is returned.

Operation at reset

If the CPU is reset, all bits in the DDRG register are initialized to "0" and port input is enabled.

- Operation in stop mode and watch mode
 - If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDRG register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open.
 - If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

• Operation of the pull-up register

Setting the bit in the PULG register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PULG register.

■ I/O PORTS (MB95860K SERIES)

• List of port registers

88

Register name		Read/Write	Initial value
Port 0 data register	PDR0	R, RM/W	0b00000000
Port 0 direction register	DDR0	R/W	0b00000000
Port 1 data register	PDR1	R, RM/W	0b00000000
Port 1 direction register	DDR1	R/W	0b00000000
Port 4 data register	PDR4	R, RM/W	0b00000000
Port 4 direction register	DDR4	R/W	0b00000000
Port 6 data register	PDR6	R, RM/W	0b00000000
Port 6 direction register	DDR6	R/W	0b00000000
Port 7 data register	PDR7	R, RM/W	0b00000000
Port 7 direction register	DDR7	R/W	0b00000000
Port F data register	PDRF	R, RM/W	0b00000000
Port F direction register	DDRF	R/W	0b00000000
Port G data register	PDRG	R, RM/W	0b00000000
Port G direction register	DDRG	R/W	0b00000000
Port 0 pull-up register	PUL0	R/W	0b00000000
Port 1 pull-up register	PUL1	R/W	0b00000000
Port 4 pull-up register	PUL4	R/W	0b00000000
Port 6 pull-up register	PUL6	R/W	0b00000000
Port 7 pull-up register	PUL7	R/W	0b00000000
Port G pull-up register	PULG	R/W	0b0000000
A/D input disable register (lower)	AIDRL	R/W	0b0000000
Touch input disable register 0	TIDR0	R/W	0b0000000
Touch input disable register 1	TIDR1	R/W	0b0000000

R/W : Readable/writable (The read value is the same as the write value.)

R, RM/W: Readable/writable (The read value is different from the write value. The write value is read by the read-modify-write (RMW) type of instruction.)

1. Port 0

Port 0 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

(1) Port 0 configuration

Port 0 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 0 data register (PDR0)
- Port 0 direction register (DDR0)
- Port 0 pull-up register (PUL0)
- A/D input disable register (lower) (AIDRL)

(2) Block diagrams of port 0

• P02/INT02/TO10 pin


This pin has the following peripheral functions:

- External interrupt input pin (INT02)
- 8/16-bit composite timer ch. 1 output pin (TO10)
- P03/INT03/TO11 pin

This pin has the following peripheral functions:

- External interrupt input pin (INT03)
- 8/16-bit composite timer ch. 1 output pin (TO11)

Block diagram of P02/INT02/TO10 and P03/INT03/TO11



• P04/AN00/BEEP/DIO01 pin

This pin has the following peripheral functions:


- 8/10-bit A/D converter analog input pin (AN00)
- Beep output pin (BEEP)
- TSC touch ch. 1 direct output pin (DIO01)

• P06/AN02/CMP0_O/PPG00 pin

This pin has the following peripheral functions:


- 8/10-bit A/D converter analog input pin (AN02)
- Comparator ch. 0 digital output pin (CMP0_O)
- 816-bit PPG ch. 0 output pin (PPG00)

Block diagram of P04/AN00/BEEP/DIO01 and P06/AN02/CMP0_O/PPG00



- P05/INT05/AN01/CMP0_N pin
 - This pin has the following peripheral functions:
 - External interrupt input pin (INT05)
 - 8/10-bit A/D converter analog input pin (AN01)
 - Comparator ch. 0 inverting analog input (negative input) pin (CMP0_N)


• Block diagram of P05/INT05/AN01/CMP0_N



(Continued)

92

- P07/AN03/CMP0_P/PPG01 pin
 - This pin has the following peripheral functions:
 - 8/10-bit A/D converter analog input pin (AN03)
 - Comparator ch. 0 non-inverting analog input (positive input) pin (CMP0_P)
 - 8/16-bit PPG ch. 0 output pin (PPG01)
- Block diagram of P07/AN03/CMP0_P/PPG01



(3) Port 0 registers

• Port 0 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write				
PDR0	0	Pin state is "L" level.	PDR0 value is "0".	As output port, outputs "L" level.				
FDNO	1	Pin state is "H" level.	PDR0 value is "1".	As output port, outputs "H" level.				
DDR0	0		Port input enabled					
DDNO	1		Port output enable	d				
PUL0	0		Pull-up disabled					
FOLO	1		Pull-up enabled					
AIDBI	0	Analog input enabled						
AIDRL 1 Port input enabled								

• Correspondence between registers and pins for port 0

	Correspondence between related register bits and pins								
Pin name	P07	P06	P05	P04	P03	P02	-	-	
PDR0									
DDR0	bit7	bit6	bit5	bit4	bit3	bit2			
PUL0							-	-	
AIDRL	bit5	bit4	bit1	bit0	-	-			

(4) Port 0 operations

- Operation as an output port
 - A pin becomes an output port if the bit in the DDR0 register corresponding to that pin is set to "1".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When a pin is used as an output port, it outputs the value of the PDR0 register to external pins.
 - If data is written to the PDR0 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDR0 register returns the PDR0 register value.

Operation as an input port

- A pin becomes an input port if the bit in the DDR0 register corresponding to that pin is set to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- When using a pin shared with the analog input function as an input port, set the bit in the A/D input disable register (lower) (AIDRL) corresponding to that pin to "1".
- If data is written to the PDR0 register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDR0 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR0 register, the PDR0 register value is returned.

• Operation as a peripheral function output pin

- A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
- The pin value can be read from the PDR0 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR0 register.
 However, if the read-modify-write (RMW) type of instruction is used to read the PDR0 register, the PDR0 register value is returned.

• Operation as a peripheral function input pin

- To set a pin as an input port, set the bit in the DDR0 register corresponding to the input pin of a peripheral function to "0".
- When using a pin shared with the analog input function as another peripheral function input pin, configure it as an input port by setting the bit in the AIDRL register corresponding to that pin to "1".
- Reading the PDR0 register returns the pin value, regardless of whether the peripheral function uses that
 pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR0
 register, the PDR0 register value is returned.

Operation at reset

If the CPU is reset, all bits in the DDR0 register are initialized to "0" and port input is enabled. As for a pin shared with analog input, its port input is disabled because the AIDRL register is initialized to "0".

• Operation in stop mode and watch mode

- If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR0 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open. However, if the interrupt input is enabled for the external interrupt (INT02, INT03 and INT05), the input is enabled and not blocked.
- If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

· Operation as an analog input pin

- Set the bit in the DDR0 register bit corresponding to the analog input pin to "0" and the bit corresponding to that pin in the AIDRL register to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions. In addition, set the corresponding bit in the PUL0 register to "0".



(Continued)

- Operation as an external interrupt input pin
 - Set the bit in the DDR0 register corresponding to the external interrupt input pin to "0".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - The pin value is always input to the external interrupt circuit. When using a pin for a function other than the interrupt, disable the external interrupt function corresponding to that pin.
- Operation of the pull-up register

Setting the bit in the PUL0 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL0 register.

- Operation as a comparator input pin
 - Set the bit in the AIDRL register corresponding to the comparator input pin to "0".
 - Regardless of the value of the PDR0 register and that of the DDR0 register, if the comparator analog input enable bit in the comparator control register (CMR0:VCID) is set to "0", the comparator input function is enabled.
 - To disable the comparator input function, set the VCID bit to "1".
 - For details of the comparator, refer to "CHAPTER 27 COMPARATOR" in the hardware manual of the MB95850K/860K/870K Series.

2. Port 1

Port 1 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

(1) Port 1 configuration

Port 1 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 1 data register (PDR1)
- Port 1 direction register (DDR1)
- Port 1 pull-up register (PUL1)


(2) Block diagrams of port 1

• P10/DBG/EC0 pin

This pin has the following peripheral functions:

- DBG input pin (DBG)
- 8/16-bit composite timer ch. 0 clock input pin (EC0)

• Block diagram of P10/DBG/EC0




• P13/INT04/UI0/DIO02 pin

This pin has the following peripheral functions:

- External interrupt input pin (INT04)
- UART/SIO ch. 0 data input pin (UI0)
- TSC touch ch. 2 direct output pin (DIO02)

• Block diagram of P13/INT04/UI0/DIO02



(Continued)

98

• P14/INT01/UO0 pin


This pin has the following peripheral functions:

- External interrupt input pin (INT01)
- UART/SIO ch. 0 data output pin (UO0)
- P15/INT00/UCK0 pin

This pin has the following peripheral functions:

- External interrupt input pin (INT00)
- UART/SIO ch. 0 clock I/O pin (UCK0)

• Block diagram of P14/INT01/UO0 and P15/INT00/UCK0



(3) Port 1 registers

• Port 1 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write				
PDR1	0	Pin state is "L" level.	PDR1 value is "0".	As output port, outputs "L" level.				
FDRI	1	Pin state is "H" level.	PDR1 value is "1".	As output port, outputs "H" level.*				
DDR1	0		Port input enabled					
DDNI	1	Port output enabled						
PUL1	0	Pull-up disabled						
	1		Pull-up enabled					

^{*:} If the pin is an N-ch open drain pin, the pin state becomes Hi-Z.

• Correspondence between registers and pins for port 1

		Correspondence between related register bits and pins								
Pin name	-	-	P15	P14	P13	-	-	P10		
PDR1										
DDR1	-	-	bit5	bit4	bit3	-	-	bit0*		
PUL1										

^{*:} Though P10 has no pull-up function, bit0 in the PUL1 register can still be accessed. The operation of P10 is not affected by the setting of bit0 in the PUL1 register.

(4) Port 1 operations

- · Operation as an output port
 - A pin becomes an output port if the bit in the DDR1 register corresponding to that pin is set to "1".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When a pin is used as an output port, it outputs the value of the PDR1 register to external pins.
 - If data is written to the PDR1 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDR1 register returns the PDR1 register value.

· Operation as an input port

- A pin becomes an input port if the bit in the DDR1 register corresponding to that pin is set to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- If data is written to the PDR1 register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDR1 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR1 register, the PDR1 register value is returned.

• Operation as a peripheral function output pin

- A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
- The pin value can be read from the PDR1 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR1 register. However, if the read-modify-write (RMW) type of instruction is used to read the PDR1 register, the PDR1 register value is returned.

• Operation as a peripheral function input pin

- To set a pin as an input port, set the bit in the DDR1 register corresponding to the input pin of a peripheral function to "0".
- Reading the PDR1 register returns the pin value, regardless of whether the peripheral function uses that pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR1 register, the PDR1 register value is returned.

Operation at reset

If the CPU is reset, all bits in the DDR1 register are initialized to "0" and port input is enabled.

• Operation in stop mode and watch mode

- If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR1 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open. However, if the interrupt input from the external interrupt (INT00, INT01 and INT04) is enabled, or if the interrupt input of P10/DBG/EC0 is enabled by the external interrupt control register ch. 0 (EIC00) of the external interrupt circuit and the interrupt pin selection circuit control register (WICR) of the interrupt pin selection circuit, the input is enabled and is not blocked.
- If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

• Operation as an external interrupt input pin

- Set the bit in the DDR1 register corresponding to the external interrupt input pin to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- The pin value is always input to the external interrupt circuit. When using a pin for a function other than the interrupt, disable the external interrupt function corresponding to that pin.

· Operation of the pull-up register

Setting the bit in the PUL1 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL1 register.



3. Port 4

Port 4 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

(1) Port 4 configuration

Port 4 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 4 data register (PDR4)
- Port 4 direction register (DDR4)
- Port 4 pull-up register (PUL4)
- A/D input disable register (lower) (AIDRL)

(2) Block diagrams of port 4

• P44/AN06/TO00/DIO03/PPG10 pin

This pin has the following peripheral functions:


- 8/10-bit A/D converter analog input pin (AN06)
- 8/16-bit composite timer ch. 0 output pin (TO00)
- TSC touch ch. 3 direct output pin (DIO03)
- 8/16-bit PPG ch. 1 output pin (PPG10)

• P45/AN07/TO01/DIO04/PPG11 pin

This pin has the following peripheral functions:

- 8/10-bit A/D converter analog input pin (AN07)
- 8/16-bit composite timer ch. 0 output pin (TO01)
- TSC touch ch. 4 direct output pin (DIO04)
- 8/16-bit PPG ch. 1 output pin (PPG11)

Block diagram of P44/AN06/TO00/DIO03/PPG10 and P45/AN07/TO01/DIO04/PPG11



(Continued)

• P46/INT06/SDA pin


This pin has the following peripheral functions:

- External interrupt input pin (INT06)
- I²C bus interface ch. 0 data I/O pin (SDA)
- P47/INT07/SCL pin

This pin has the following peripheral functions:

- External interrupt input pin (INT07)
- I2C bus interface ch. 0 clock I/O pin (SCL)

• Block diagram of P46/INT06/SDA and P47/INT07/SCL



(3) Port 4 registers

• Port 4 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write					
PDR4	0	Pin state is "L" level.	PDR4 value is "0".	As output port, outputs "L" level.					
FDN4	1	Pin state is "H" level.	PDR4 value is "1".	As output port, outputs "H" level.*					
DDR4	0		Port input enabled						
DDN4	1	Port output enabled							
PUL4	0	Pull-up disabled							
FOL4	1	Pull-up enabled							
AIDRL	0		Analog input enabled						
	1	Port input enabled							

^{*:} If the pin is an N-ch open drain pin, the pin state becomes Hi-Z.

• Correspondence between registers and pins for port 4

	Correspondence between related register bits and pins							
Pin name	P47	P46	P45	P44	-	-	-	-
PDR4	bit7	hi+C	bit5	bit4				
DDR4		bit7 bit6						
PUL4					-	-	-	-
AIDRL	-	-	bit7	bit6				

(4) Port 4 operations

- Operation as an output port
 - A pin becomes an output port if the bit in the DDR4 register corresponding to that pin is set to "1".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When a pin is used as an output port, it outputs the value of the PDR4 register to external pins.
 - If data is written to the PDR4 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDR4 register returns the PDR4 register value.

Operation as an input port

- A pin becomes an input port if the bit in the DDR4 register corresponding to that pin is set to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- When using a pin shared with the analog input function as an input port, set the bit in the A/D input disable register (lower) (AIDRL) corresponding to that pin to "1"
- If data is written to the PDR4 register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDR4 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR4 register, the PDR4 register value is returned.

• Operation as a peripheral function output pin

- A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
- The pin value can be read from the PDR4 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR4 register. However, if the read-modify-write (RMW) type of instruction is used to read the PDR4 register, the PDR4 register value is returned.

• Operation as a peripheral function input pin

- To set a pin as an input port, set the bit in the DDR4 register corresponding to the input pin of a peripheral function to "0".
- When using a pin shared with the analog input function as another peripheral function input pin, configure it as an input port by setting the bit in the AIDRL register corresponding to that pin to "1".
- Reading the PDR4 register returns the pin value, regardless of whether the peripheral function uses that pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR4 register, the PDR4 register value is returned.

Operation at reset

If the CPU is reset, all bits in the DDR4 register are initialized to "0" and port input is enabled. As for a pin shared with analog input, its port input is disabled because the AIDRL register is initialized to "0".

· Operation in stop mode and watch mode

- If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR4 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open. However, if the interrupt input is enabled for the external interrupt (INT06 and INT07), the input is enabled and not blocked.
- If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

· Operation as an analog input pin

- Set the bit in the DDR4 register bit corresponding to the analog input pin to "0" and the bit corresponding to that pin in the AIDRL register to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions. In addition, set the corresponding bit in the PUL4 register to "0".



(Continued)

- Operation as an external interrupt input pin
 - Set the bit in the DDR4 register corresponding to the external interrupt input pin to "0".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - The pin value is always input to the external interrupt circuit. When using a pin for a function other than the interrupt, disable the external interrupt function corresponding to that pin.
- Operation of the pull-up register

Setting the bit in the PUL4 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL4 register.

4. Port 6

Port 6 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

(1) Port 6 configuration

Port 6 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 6 data register (PDR6)
- Port 6 direction register (DDR6)
- Port 6 pull-up register (PUL6)
- Touch input disable register 0 (TIDR0)


(2) Block diagrams of port 6

• P60/EC1/DIO00 pin

This pin has the following peripheral functions:

- 8/16-bit composite timer ch. 1 clock input pin (EC1)
- TSC touch ch. 0 direct output pin (DIO00)

• Block diagram of P60/EC1/DIO00



(Continued)

• P63/ARÉF pin

This pin has the following peripheral function:

- TSC reference input pin (AREF)
- P64/S00 pin

This pin has the following peripheral function:

- TSC touch ch. 0 input pin (S00)
- P65/S01 pin

This pin has the following peripheral function:

- TSC touch ch. 1 input pin (S01)
- P66/S02 pin


This pin has the following peripheral function:

- TSC touch ch. 2 input pin (S02)
- P67/S03 pin

This pin has the following peripheral function:

• TSC touch ch. 3 input pin (S03)

• Block diagram of P63/AREF, P64/S00, P65/S01, P66/S02 and P67/S03



(3) Port 6 registers

• Port 6 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write					
PDR6	0	Pin state is "L" level.	PDR6 value is "0".	As output port, outputs "L" level.					
1 DINO	1	Pin state is "H" level.	PDR6 value is "1".	As output port, outputs "H" level.					
DDR6	0		Port input enabled						
DDNO	1	Port output enabled							
PUL6	0	Pull-up disabled							
FOLO	1	Pull-up enabled							
TIDR0	0	Touch input or reference input enabled							
TIDNO	1	Port input enabled							

• Correspondence between registers and pins for port 6

	Correspondence between related register bits and pins									
Pin name	P67	P66	P65	P64	P63	-	-	P60		
PDR6										
DDR6	bit7	bit6	bit5	bit4	bit3			bit0		
PUL6						-	-			
TIDR0	bit3	bit2	bit1	bit0	bit4			-		

(4) Port 6 operations

- · Operation as an output port
 - A pin becomes an output port if the bit in the DDR6 register corresponding to that pin is set to "1".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When a pin is used as an output port, it outputs the value of the PDR6 register to external pins.
 - If data is written to the PDR6 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDR6 register returns the PDR6 register value.

• Operation as an input port

- A pin becomes an input port if the bit in the DDR6 register corresponding to that pin is set to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- When using a pin shared with the touch input function as an input port, set the bit in the touch input disable register 0 (TIDR0) corresponding to that pin to "1".
- If data is written to the PDR6 register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDR6 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR6 register, the PDR6 register value is returned.

• Operation as a peripheral function output pin

- A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
- The pin value can be read from the PDR6 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR6 register.
 However, if the read-modify-write (RMW) type of instruction is used to read the PDR6 register, the PDR6 register value is returned.

• Operation as a peripheral function input pin

- To set a pin as an input port, set the bit in the DDR6 register corresponding to the input pin of a peripheral function to "0".
- Reading the PDR6 register returns the pin value, regardless of whether the peripheral function uses that pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR6 register, the PDR6 register value is returned.

Operation at reset

If the CPU is reset, all bits in the DDR6 register are initialized to "0" and port input is enabled.

• Operation in stop mode and watch mode

- If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR6 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open. However, if the interrupt input of P60/EC1/DIO00 is enabled by the external interrupt control register ch. 0 (EIC00) of the external interrupt circuit and the interrupt pin selection circuit control register (WICR) of the interrupt pin selection circuit, the input is enabled and is not blocked.
- When the stop enable bit in the TSC prescaler control register (PSC:STPE) is set to "1", the TSC can operate in stop mode or watch mode, the touch input is enabled and is not blocked. The TSC wakes up in stop mode or watch mode provided that the TINT (touch interrupt) and the GINT (general interrupt) are set to enable the TSC to wake up in stop mode or watch mode.
- If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

Operation as a touch input pin

Set the bit in the DDR6 register bit corresponding to the touch input pin to "0" and the bit in the TIDR0 register corresponding to the same pin to "0". In addition, set the corresponding bit in the PUL6 register to "0".

(Continued)

• Operation of the pull-up register
Setting the bit in the PUL6 register to "1" makes the pull-up resistor be internally connected to the pin. When
the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL6 register.

5. Port 7

Port 7 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

(1) Port 7 configuration

Port 7 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 7 data register (PDR7)
- Port 6 direction register (DDR7)
- Port 6 pull-up register (PUL7)
- Touch input disable register 1 (TIDR1)

(2) Block diagrams of port 7

• P70/S04 pin

This pin has the following peripheral function:

• TSC touch ch. 4 input pin (S04)

• P71/S05 pin

This pin has the following peripheral function:

• TSC touch ch. 5 input pin (S05)

• P72/S06 pin

This pin has the following peripheral function:


• TSC touch ch. 6 input pin (S06)

• P73/S07 pin

This pin has the following peripheral function:

• TSC touch ch. 7 input pin (S07)

• Block diagram of P70/S04, P71/S05, P72/S06 and P73/S07



(3) Port 7 registers

• Port 7 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write				
PDR7	0	Pin state is "L" level.	PDR7 value is "0".	As output port, outputs "L" level.				
FDR/	1	Pin state is "H" level.	PDR7 value is "1".	As output port, outputs "H" level.				
DDR7	0		Port input enabled					
DDN/	1		Port output enable	d				
PUL7	0		Pull-up disabled					
FOL7	1		Pull-up enabled					
TIDR1	0	0 Touch input or reference input enabled						
HIDNI	1	Port input enabled						

• Correspondence between registers and pins for port 7

		Correspondence between related register bits and pins						
Pin name	-	-	-	-	P73	P72	P71	P70
PDR7								
DDR7					P:10	P:+O	h:14	P:10
PUL7	-	-	-	-	bit3	bit2	bit1	bit0
TIDR1								

(4) Port 7 operations

- · Operation as an output port
 - A pin becomes an output port if the bit in the DDR7 register corresponding to that pin is set to "1".
 - When a pin is used as an output port, it outputs the value of the PDR7 register to external pins.
 - If data is written to the PDR7 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDR7 register returns the PDR7 register value.

· Operation as an input port

- A pin becomes an input port if the bit in the DDR7 register corresponding to that pin is set to "0".
- When using a pin shared with the touch input function as an input port, set the bit in the touch input disable register 1 (TIDR1) corresponding to that pin to "1".
- If data is written to the PDR7 register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDR7 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR7 register, the PDR7 register value is returned.

Operation at reset

If the CPU is reset, all bits in the DDR7 register are initialized to "0" and port input is enabled.

• Operation in stop mode and watch mode

- If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR7 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open.
- When the stop enable bit in the TSC prescaler control register (PSC:STPE) is set to "1", the TSC can operate in stop mode or watch mode, the touch input is enabled and is not blocked. The TSC wakes up in stop mode or watch mode provided that the TINT (touch interrupt) and the GINT (general interrupt) are set to enable the TSC to wake up in stop mode or watch mode.
- If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

Operation as a touch input pin

Set the bit in the DDR7 register bit corresponding to the touch input pin to "0" and the bit in the TIDR1 register corresponding to the same pin to "0". In addition, set the corresponding bit in the PUL7 register to "0".

· Operation of the pull-up register

Setting the bit in the PUL7 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL7 register.

6. Port F

Port F is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

(1) Port F configuration

Port F is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port F data register (PDRF)
- Port F direction register (DDRF)

(2) Block diagrams of port F

• PF0/X0 pin

This pin has the following peripheral function:


• Main clock input oscillation pin (X0)

• PF1/X1 pin

This pin has the following peripheral function:

• Main clock I/O oscillation pin (X1)

• Block diagram of PF0/X0 and PF1/X1




(Continued)

• PF2/RST pin

This pin has the following peripheral function:

• Reset pin (RST)

• Block diagram of PF2/RST



(3) Port F registers

• Port F register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write				
PDRF	0	Pin state is "L" level.	PDRF value is "0".	As output port, outputs "L" level.				
I DITI	1	Pin state is "H" level.	PDRF value is "1".	As output port, outputs "H" level.*				
DDRF	0		Port input enabled					
DDNF	1	Port output enabled						

^{*:} If the pin is an N-ch open drain pin, the pin state becomes Hi-Z.

• Correspondence between registers and pins for port F

		Correspondence between related register bits and pins						
Pin name	-	-	-	-	-	PF2	PF1	PF0
PDRF	_	_	_	_		bit2	bit1	bit0
DDRF	-	-	-	-	-	DILZ	DILI	Dito

(4) Port F operations

- · Operation as an output port
 - A pin becomes an output port if the bit in the DDRF register corresponding to that pin is set to "1".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When a pin is used as an output port, it outputs the value of the PDRF register to external pins.
 - If data is written to the PDRF register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDRF register returns the PDRF register value.

· Operation as an input port

- A pin becomes an input port if the bit in the DDRF register corresponding to that pin is set to "0".
- If data is written to the PDRF register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDRF register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDRF register, the PDRF register value is returned.

Operation at reset

If the CPU is reset, all bits in the DDRF register are initialized to "0" and port input is enabled.

- · Operation in stop mode and watch mode
 - If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDRF register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open.
 - If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.



7. Port G

Port G is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

(1) Port G configuration

Port G is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port G data register (PDRG)
- Port G direction register (DDRG)
- Port G pull-up register (PULG)

(2) Block diagram of port G

• PG1/X0A/DIO04 pin

This pin has the following peripheral functions:


- Subclock input oscillation pin (X0A)
- TSC touch ch. 4 direct output pin (DIO04)

• PG2/X1A/DIO03 pin

This pin has the following peripheral functions:

- Subclock I/O oscillation pin (X1A)
- TSC touch ch. 3 direct output pin (DIO03)

Block diagram of PG1/X0A/DIO04 and PG2/X1A/DIO03



(3) Port G registers

• Port G register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write				
PDRG	0	Pin state is "L" level.	PDRG value is "0".	As output port, outputs "L" level.				
1 DNG	1	Pin state is "H" level.	PDRG value is "1".	As output port, outputs "H" level.				
DDRG	0		Port input enabled	1				
DDITG	1		Port output enable	d				
PULG	0		Pull-up disabled					
1 OLG	1		Pull-up enabled					

• Correspondence between registers and pins for port G

		Correspondence between related register bits and pins						
Pin name	-	-	-	-	-	PG2	PG1	-
PDRG								
DDRG	-	-	-	-	-	bit2	bit1	-
PULG								

(4) Port G operations

- · Operation as an output port
 - A pin becomes an output port if the bit in the DDRG register corresponding to that pin is set to "1".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When a pin is used as an output port, it outputs the value of the PDRG register to external pins.
 - If data is written to the PDRG register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDRG register returns the PDRG register value.

Operation as an input port

- A pin becomes an input port if the bit in the DDRG register corresponding to that pin is set to "0".
- If data is written to the PDRG register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDRG register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDRG register, the PDRG register value is returned.

• Operation as a peripheral function output pin

- A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
- The pin value can be read from the PDRG register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDRG register.
 However, if the read-modify-write (RMW) type of instruction is used to read the PDRG register, the PDRG register value is returned.

Operation at reset

If the CPU is reset, all bits in the DDRG register are initialized to "0" and port input is enabled.

- Operation in stop mode and watch mode
 - If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDRG register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open.
 - If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

• Operation of the pull-up register

Setting the bit in the PULG register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PULG register.

■ I/O PORTS (MB95870K SERIES)

• List of port registers

Register name		Read/Write	Initial value
Port 0 data register	PDR0	R, RM/W	0b00000000
Port 0 direction register	DDR0	R/W	0b00000000
Port 1 data register	PDR1	R, RM/W	0b00000000
Port 1 direction register	DDR1	R/W	0b00000000
Port 4 data register	PDR4	R, RM/W	0b00000000
Port 4 direction register	DDR4	R/W	0b00000000
Port 6 data register	PDR6	R, RM/W	0b00000000
Port 6 direction register	DDR6	R/W	0b00000000
Port 7 data register	PDR7	R, RM/W	0b00000000
Port 7 direction register	DDR7	R/W	0b00000000
Port F data register	PDRF	R, RM/W	0b00000000
Port F direction register	DDRF	R/W	0b00000000
Port G data register	PDRG	R, RM/W	0b00000000
Port G direction register	DDRG	R/W	0b00000000
Port 0 pull-up register	PUL0	R/W	0b00000000
Port 1 pull-up register	PUL1	R/W	0b00000000
Port 4 pull-up register	PUL4	R/W	0b0000000
Port 6 pull-up register	PUL6	R/W	0b00000000
Port 7 pull-up register	PUL7	R/W	0b0000000
Port G pull-up register	PULG	R/W	0b0000000
A/D input disable register (lower)	AIDRL	R/W	0b0000000
Touch input disable register 0	TIDR0	R/W	0b0000000
Touch input disable register 1	TIDR1	R/W	0b0000000

R/W : Readable/writable (The read value is the same as the write value.)

R, RM/W: Readable/writable (The read value is different from the write value. The write value is read by the read-modify-write (RMW) type of instruction.)

1. Port 0

Port 0 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

(1) Port 0 configuration

Port 0 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 0 data register (PDR0)
- Port 0 direction register (DDR0)
- Port 0 pull-up register (PUL0)
- A/D input disable register (lower) (AIDRL)

(2) Block diagrams of port 0

• P00/INT00 pin

This pin has the following peripheral function:

External interrupt input pin (INT00)

• P01/INT01 pin

This pin has the following peripheral function:

• External interrupt input pin (INT01)

• P02/INT02 pin

This pin has the following peripheral function:


• External interrupt input pin (INT02)

• P03/INT03 pin

This pin has the following peripheral function:


• External interrupt input pin (INT03)

Block diagram of P00/INT00, P01/INT01, P02/INT02 and P03/INT03




- P04/INT04/AN00 pin
 - This pin has the following peripheral functions:
 - External interrupt input pin (INT04)
 - 8/10-bit A/D converter analog input pin (AN00)

• Block diagram of P04/INT04/AN00




- P05/INT05/AN01/CMP0_N pin
 - This pin has the following peripheral functions:
 - External interrupt input pin (INT05)
 - 8/10-bit A/D converter analog input pin (AN01)
 - Comparator ch. 0 inverting analog input (negative input) pin (CMP0_N)

• Block diagram of P05/INT05/AN01/CMP0_N




- P06/AN02/CMP0_O pin
 - This pin has the following peripheral functions:
 - 8/10-bit A/D converter analog input pin (AN02)
 - Comparator ch. 0 digital output pin (CMP0_O)

• Block diagram of P06/AN02/CMP0_O



- P07/AN03/CMP0_P pin
 - This pin has the following peripheral functions:
 - 8/10-bit A/D converter analog input pin (AN03)
 - Comparator ch. 0 non-inverting analog input (positive input) pin (CMP0_P)
- Block diagram of P07/AN03/CMP0_P



(3) Port 0 registers

• Port 0 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write				
PDR0	0	Pin state is "L" level.	PDR0 value is "0".	As output port, outputs "L" level.				
1 DINO	1	Pin state is "H" level.	PDR0 value is "1".	As output port, outputs "H" level.				
DDR0	0		Port input enabled					
DDNO	1		Port output enable	d				
PUL0	0		Pull-up disabled					
FOLO	1		Pull-up enabled					
AIDRL	0	Analog input enabled						
AIDHL	1		Port input enabled	d				

• Correspondence between registers and pins for port 0

		Correspondence between related register bits and pins						
Pin name	P07	P06	P05	P04	P03	P02	P01	P00
PDR0								
DDR0	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
PUL0								
AIDRL	bit5	bit4	bit1	bit0	-	-	-	-

(4) Port 0 operations

- · Operation as an output port
 - A pin becomes an output port if the bit in the DDR0 register corresponding to that pin is set to "1".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When a pin is used as an output port, it outputs the value of the PDR0 register to external pins.
 - If data is written to the PDR0 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDR0 register returns the PDR0 register value.

• Operation as an input port

- A pin becomes an input port if the bit in the DDR0 register corresponding to that pin is set to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- When using a pin shared with the analog input function as an input port, set the bit in the A/D input disable register (lower) (AIDRL) corresponding to that pin to "1".
- If data is written to the PDR0 register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDR0 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR0 register, the PDR0 register value is returned.

• Operation as a peripheral function output pin

- A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
- The pin value can be read from the PDR0 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR0 register. However, if the read-modify-write (RMW) type of instruction is used to read the PDR0 register, the PDR0 register value is returned.

• Operation as a peripheral function input pin

- To set a pin as an input port, set the bit in the DDR0 register corresponding to the input pin of a peripheral function to "0".
- When using a pin shared with the analog input function as another peripheral function input pin, configure it as an input port by setting the bit in the AIDRL register corresponding to that pin to "1".
- Reading the PDR0 register returns the pin value, regardless of whether the peripheral function uses that
 pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR0
 register, the PDR0 register value is returned.

Operation at reset

If the CPU is reset, all bits in the DDR0 register are initialized to "0" and port input is enabled. As for a pin shared with analog input, its port input is disabled because the AIDRL register is initialized to "0".

· Operation in stop mode and watch mode

- If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR0 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open. However, if the interrupt input is enabled for the external interrupt (INT00 to INT05), the input is enabled and not blocked.
- If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

· Operation as an analog input pin

- Set the bit in the DDR0 register bit corresponding to the analog input pin to "0" and the bit corresponding to that pin in the AIDRL register to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions. In addition, set the corresponding bit in the PUL0 register to "0".

(Continued)

- Operation as an external interrupt input pin
 - Set the bit in the DDR0 register corresponding to the external interrupt input pin to "0".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - The pin value is always input to the external interrupt circuit. When using a pin for a function other than the interrupt, disable the external interrupt function corresponding to that pin.
- Operation of the pull-up register

Setting the bit in the PUL0 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL0 register.

- Operation as a comparator input pin
 - Set the bit in the AIDRL register corresponding to the comparator input pin to "0".
 - Regardless of the value of the PDR0 register and that of the DDR0 register, if the comparator analog input enable bit in the comparator control register (CMR0:VCID) is set to "0", the comparator input function is enabled.
 - To disable the comparator input function, set the VCID bit to "1".
 - For details of the comparator, refer to "CHAPTER 27 COMPARATOR" in the hardware manual of the MB95850K/860K/870K Series.

2. Port 1

Port 1 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

(1) Port 1 configuration

Port 1 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 1 data register (PDR1)
- Port 1 direction register (DDR1)
- Port 1 pull-up register (PUL1)


(2) Block diagrams of port 1

• P10/DBG pin

This pin has the following peripheral function:

• DBG input pin (DBG)

• Block diagram of P10/DBG



• P11/EC0/DIO01 pin

This pin has the following peripheral functions:

- 8/16-bit composite timer ch. 0 clock input pin (EC0)
- TSC touch ch. 1 direct output pin (DIO01)

• P15/UCK0 pin

This pin has the following peripheral function:

• UART/SIO ch. 0 clock I/O pin (UCK0)

• P16/INT09/TO11 pin

This pin has the following peripheral functions:


- External interrupt input pin (INT09)
- 8/16-bit composite timer ch. 1 output pin (TO11)

• P17/INT08/TO10 pin

This pin has the following peripheral functions:

- External interrupt input pin (INT08)
- 8/16-bit composite timer ch. 1 output pin (TO10)

• Block diagram of P11/EC0/DIO01, P15/UCK0, P16/INT09/TO11 and P17/INT08/TO10



• P12/BEEP pin


This pin has the following peripheral function:

- Beep output pin (BEEP)
- P14/UO0 pin

This pin has the following peripheral function:

• UART/SIO ch. 0 data output pin (UO0)

• Block diagram of P12/BEEP and P14/UO0




(Continued)

• P13/UI0/DIO02 pin

This pin has the following peripheral functions:

- UART/SIO ch. 0 data input pin (UI0)
- TSC touch ch. 2 direct output pin (DIO02)

• Block diagram of P13/UI0/DIO02



(3) Port 1 registers

• Port 1 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write			
PDR1	0	Pin state is "L" level.	PDR1 value is "0".	As output port, outputs "L" level.			
PDRI	1	Pin state is "H" level.	PDR1 value is "1".	As output port, outputs "H" level.*			
DDR1	0		Port input enabled	d			
DDRI	1		Port output enable	d			
PUL1	0	Pull-up disabled					
TOLT	1		Pull-up enabled				

^{*:} If the pin is an N-ch open drain pin, the pin state becomes Hi-Z.

• Correspondence between registers and pins for port 1

		Correspondence between related register bits and pins						
Pin name	P17	P16	P15	P14	P13	P12	P11	P10
PDR1								
DDR1	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0*
PUL1								

^{*:} Though P10 has no pull-up function, bit0 in the PUL1 register can still be accessed. The operation of P10 is not affected by the setting of bit0 in the PUL1 register.

(4) Port 1 operations

- · Operation as an output port
 - A pin becomes an output port if the bit in the DDR1 register corresponding to that pin is set to "1".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When a pin is used as an output port, it outputs the value of the PDR1 register to external pins.
 - If data is written to the PDR1 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDR1 register returns the PDR1 register value.

· Operation as an input port

- A pin becomes an input port if the bit in the DDR1 register corresponding to that pin is set to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- If data is written to the PDR1 register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDR1 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR1 register, the PDR1 register value is returned.

• Operation as a peripheral function output pin

- A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
- The pin value can be read from the PDR1 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR1 register. However, if the read-modify-write (RMW) type of instruction is used to read the PDR1 register, the PDR1 register value is returned.

• Operation as a peripheral function input pin

- To set a pin as an input port, set the bit in the DDR1 register corresponding to the input pin of a peripheral function to "0".
- Reading the PDR1 register returns the pin value, regardless of whether the peripheral function uses that pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR1 register, the PDR1 register value is returned.

Operation at reset

If the CPU is reset, all bits in the DDR1 register are initialized to "0" and port input is enabled.

• Operation in stop mode and watch mode

- If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR1 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open. However, if the interrupt input from the external interrupt (INT08 and INT09) is enabled, or if the interrupt input of P11/EC0, P13/UI0 and P15/UCK0 is enabled by the external interrupt control register ch. 0 (EIC00) of the external interrupt circuit and the interrupt pin selection circuit control register (WICR) of the interrupt pin selection circuit, the input is enabled and is not blocked.
- If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

• Operation as an external interrupt input pin

- Set the bit in the DDR1 register corresponding to the external interrupt input pin to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- The pin value is always input to the external interrupt circuit. When using a pin for a function other than the interrupt, disable the external interrupt function corresponding to that pin.

· Operation of the pull-up register

Setting the bit in the PUL1 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL1 register.

3. Port 4

Port 4 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

(1) Port 4 configuration

Port 4 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 4 data register (PDR4)
- Port 4 direction register (DDR4)
- Port 4 pull-up register (PUL4)
- A/D input disable register (lower) (AIDRL)

(2) Block diagrams of port 4

• P40/AN04/PPG00 pin

This pin has the following peripheral functions:

- 8/10-bit A/D converter analog input pin (AN04)
- 8/16-bit PPG ch. 0 output pin (PPG00)
- P41/AN05/PPG01 pin

This pin has the following peripheral functions:


- 8/10-bit A/D converter analog input pin (AN05)
- 8/16-bit PPG ch. 0 output pin (PPG01)
- P44/AN06/TO00/DIO03 pin

This pin has the following peripheral functions:

- 8/10-bit A/D converter analog input pin (AN06)
- 8/16-bit composite timer ch. 0 output pin (TO00)
- TSC touch ch. 3 direct output pin (DIO03)
- P45/AN07/TO01/DIO04 pin

This pin has the following peripheral functions:

- 8/10-bit A/D converter analog input pin (AN07)
- 8/16-bit composite timer ch. 0 output pin (TO01)
- TSC touch ch. 4 direct output pin (DIO04)
- Block diagram of P40/AN04/PPG00, P41/AN05/PPG01, P44/AN06/TO00/DIO03 and P45/AN07/TO01/DIO04



• P42/INT06/PPG10 pin

This pin has the following peripheral functions:


- External interrupt input pin (INT06)
- 8/16-bit PPG ch. 1 output pin (PPG10)

• P43/INT07/PPG11 pin

This pin has the following peripheral functions:

- External interrupt input pin (INT07)
- 8/16-bit PPG ch. 1 output pin (PPG11)

• Block diagram of P42/INT06/PPG10 and P43/INT07/PPG11



(Continued)

• P46/SDA pin

This pin has the following peripheral function:


- I²C bus interface ch. 0 data I/O pin (SDA)
- P47/SCL pin

140

This pin has the following peripheral function:

• I2C bus interface ch. 0 clock I/O pin (SCL)

• Block diagram of P46/SDA and P47/SCL



(3) Port 4 registers

• Port 4 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write				
PDR4	0	Pin state is "L" level.	PDR4 value is "0".	As output port, outputs "L" level.				
FDN4	1	Pin state is "H" level.	PDR4 value is "1".	As output port, outputs "H" level.*				
DDR4	0	Port input enabled						
DDN4	1		Port output enable	d				
PUL4	0		Pull-up disabled					
1 014	1		Pull-up enabled					
AIDRL	0	Analog input enabled						
AIDITE	1		Port input enabled	d .				

^{*:} If the pin is an N-ch open drain pin, the pin state becomes Hi-Z.

• Correspondence between registers and pins for port 4

	Correspondence between related register bits and pins							
Pin name	P47	P46	P45	P44	P43	P42	P41	P40
PDR4	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
DDR4								
PUL4	-	-						
AIDRL			bit7	bit6	-	-	bit3	bit2

(4) Port 4 operations

- · Operation as an output port
 - A pin becomes an output port if the bit in the DDR4 register corresponding to that pin is set to "1".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When a pin is used as an output port, it outputs the value of the PDR4 register to external pins.
 - If data is written to the PDR4 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDR4 register returns the PDR4 register value.

Operation as an input port

- A pin becomes an input port if the bit in the DDR4 register corresponding to that pin is set to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- When using a pin shared with the analog input function as an input port, set the bit in the A/D input disable register (lower) (AIDRL) corresponding to that pin to "1"
- If data is written to the PDR4 register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDR4 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR4 register, the PDR4 register value is returned.

• Operation as a peripheral function output pin

- A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
- The pin value can be read from the PDR4 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR4 register. However, if the read-modify-write (RMW) type of instruction is used to read the PDR4 register, the PDR4 register value is returned.

• Operation as a peripheral function input pin

- To set a pin as an input port, set the bit in the DDR4 register corresponding to the input pin of a peripheral function to "0".
- When using a pin shared with the analog input function as another peripheral function input pin, configure it as an input port by setting the bit in the AIDRL register corresponding to that pin to "1".
- Reading the PDR4 register returns the pin value, regardless of whether the peripheral function uses that pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR4 register, the PDR4 register value is returned.

Operation at reset

If the CPU is reset, all bits in the DDR4 register are initialized to "0" and port input is enabled. As for a pin shared with analog input, its port input is disabled because the AIDRL register is initialized to "0".

• Operation in stop mode and watch mode

- If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR4 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open. However, if the interrupt input is enabled for the external interrupt (INT06 and INT07), the input is enabled and not blocked.
- If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

· Operation as an analog input pin

- Set the bit in the DDR4 register bit corresponding to the analog input pin to "0" and the bit corresponding to that pin in the AIDRL register to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions. In addition, set the corresponding bit in the PUL4 register to "0".



- Operation as an external interrupt input pin
 - Set the bit in the DDR4 register corresponding to the external interrupt input pin to "0".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - The pin value is always input to the external interrupt circuit. When using a pin for a function other than the interrupt, disable the external interrupt function corresponding to that pin.
- Operation of the pull-up register

 Setting the bit in the PUL4 register to "1" makes the pull-up resistor be internally connected to the pin. When
 the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL4 register.

4. Port 6

Port 6 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

(1) Port 6 configuration

Port 6 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 6 data register (PDR6)
- Port 6 direction register (DDR6)
- Port 6 pull-up register (PUL6)
- Touch input disable register 0 (TIDR0)


(2) Block diagrams of port 6

• P60/EC1/DIO00 pin


This pin has the following peripheral functions:

- 8/16-bit composite timer ch. 1 clock input pin (EC1)
- TSC touch ch. 0 direct output pin (DIO00)

• Block diagram of P60/EC1/DIO00



- P61/PPG20 pin
 - This pin has the following peripheral function:
 - 8/16-bit PPG ch. 2 output pin (PPG20)
- P62/PPG21 pin
 - This pin has the following peripheral function:
 - 8/16-bit PPG ch. 2 output pin (PPG21)
- Block diagram of P61/PPG20 and P62/PPG21



(Continued)

• P63/ARÉF pin

This pin has the following peripheral function:

- TSC reference input pin (AREF)
- P64/S00 pin

This pin has the following peripheral function:

- TSC touch ch. 0 input pin (S00)
- P65/S01 pin

This pin has the following peripheral function:

- TSC touch ch. 1 input pin (S01)
- P66/S02 pin


This pin has the following peripheral function:

- TSC touch ch. 2 input pin (S02)
- P67/S03 pin

This pin has the following peripheral function:

• TSC touch ch. 3 input pin (S03)

• Block diagram of P63/AREF, P64/S00, P65/S01, P66/S02 and P67/S03



(3) Port 6 registersPort 6 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write					
PDR6	0	Pin state is "L" level.	PDR6 value is "0".	As output port, outputs "L" level.					
PDR6	1	Pin state is "H" level.	PDR6 value is "1".	As output port, outputs "H" level.					
DDR6	0	Port input enabled							
DDNO	1		Port output enabled						
PUL6	0		Pull-up disabled						
FOLO	1		Pull-up enabled						
TIDR0	0		Touch input or reference input enabled						
TIDNO	1		Port input enabled	d					

• Correspondence between registers and pins for port 6

		Correspondence between related register bits and pins										
Pin name	P67	P66	P65	P64	P63	P62	P61	P60				
PDR6												
DDR6	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0				
PUL6												
TIDR0	bit3	bit2	bit1	bit0	bit4	-	-	-				

(4) Port 6 operations

- · Operation as an output port
 - A pin becomes an output port if the bit in the DDR6 register corresponding to that pin is set to "1".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When a pin is used as an output port, it outputs the value of the PDR6 register to external pins.
 - If data is written to the PDR6 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDR6 register returns the PDR6 register value.

Operation as an input port

- A pin becomes an input port if the bit in the DDR6 register corresponding to that pin is set to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- When using a pin shared with the touch input function as an input port, set the bit in the touch input disable register 0 (TIDR0) corresponding to that pin to "1".
- If data is written to the PDR6 register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDR6 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR6 register, the PDR6 register value is returned.

• Operation as a peripheral function output pin

- A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
- The pin value can be read from the PDR6 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR6 register.
 However, if the read-modify-write (RMW) type of instruction is used to read the PDR6 register, the PDR6 register value is returned.

• Operation as a peripheral function input pin

- To set a pin as an input port, set the bit in the DDR6 register corresponding to the input pin of a peripheral function to "0".
- Reading the PDR6 register returns the pin value, regardless of whether the peripheral function uses that pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR6 register, the PDR6 register value is returned.

Operation at reset

If the CPU is reset, all bits in the DDR6 register are initialized to "0" and port input is enabled.

• Operation in stop mode and watch mode

- If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR6 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open. However, if the interrupt input of P60/EC1/DIO00 is enabled by the external interrupt control register ch. 0 (EIC00) of the external interrupt circuit and the interrupt pin selection circuit control register (WICR) of the interrupt pin selection circuit, the input is enabled and is not blocked.
- When the stop enable bit in the TSC prescaler control register (PSC:STPE) is set to "1", the TSC can operate in stop mode or watch mode, the touch input is enabled and is not blocked. The TSC wakes up in stop mode or watch mode provided that the TINT (touch interrupt) and the GINT (general interrupt) are set to enable the TSC to wake up in stop mode or watch mode.
- If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

Operation as a touch input pin

Set the bit in the DDR6 register bit corresponding to the touch input pin to "0" and the bit in the TIDR0 register corresponding to the same pin to "0". In addition, set the corresponding bit in the PUL6 register to "0".



(Continued)

• Operation of the pull-up register

Setting the bit in the PUL6 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL6 register.

5. Port 7

Port 7 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

(1) Port 7 configuration

Port 7 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 7 data register (PDR7)
- Port 6 direction register (DDR7)
- Port 6 pull-up register (PUL7)
- Touch input disable register 1 (TIDR1)

(2) Block diagrams of port 7

• P70/S04 pin

This pin has the following peripheral function:

- TSC touch ch. 4 input pin (S04)
- P71/S05 pin

This pin has the following peripheral function:

- TSC touch ch. 5 input pin (S05)
- P72/S06 pin

This pin has the following peripheral function:

- TSC touch ch. 6 input pin (S06)
- P73/S07 pin

This pin has the following peripheral function:

- TSC touch ch. 7 input pin (S07)
- P74/S08 pin

This pin has the following peripheral function:

- TSC touch ch. 8 input pin (S08)
- P75/S09 pin

This pin has the following peripheral function:

- TSC touch ch. 9 input pin (S09)
- P76/S10 pin

This pin has the following peripheral function:

- TSC touch ch. 10 input pin (S10)
- P77/S11 pin


This pin has the following peripheral function:

• TSC touch ch. 11 input pin (S11)

(Continued)

152

• Block diagram of P70/S04, P71/S05, P72/S06, P73/S07, P74/S08, P75/S09, P76/S10 and P77/S11



(3) Port 7 registers

• Port 7 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write					
PDR7	0	Pin state is "L" level.	PDR7 value is "0".	As output port, outputs "L" level.					
FDR/	1	Pin state is "H" level.	PDR7 value is "1".	As output port, outputs "H" level.					
DDR7	0		Port input enabled						
DDN/	1		Port output enabled						
PUL7	0		Pull-up disabled						
FOL7	1		Pull-up enabled						
TIDR1	0		Touch input or reference input enabled						
IIDNI	1		Port input enabled	d					

• Correspondence between registers and pins for port 7

		Correspondence between related register bits and pins										
Pin name	P77	P76	P75	P74	P73	P72	P71	P70				
PDR7												
DDR7	hi+7	bit6	bi+E	bit4	bi+0	bit2	bit1	bi+O				
PUL7	bit7	טונס	bit6 bit5	DIL4	bit3	DILZ	DILI	bit0				
TIDR1												

(4) Port 7 operations

- · Operation as an output port
 - A pin becomes an output port if the bit in the DDR7 register corresponding to that pin is set to "1".
 - When a pin is used as an output port, it outputs the value of the PDR7 register to external pins.
 - If data is written to the PDR7 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDR7 register returns the PDR7 register value.

· Operation as an input port

- A pin becomes an input port if the bit in the DDR7 register corresponding to that pin is set to "0".
- When using a pin shared with the touch input function as an input port, set the bit in the touch input disable register 1 (TIDR1) corresponding to that pin to "1".
- If data is written to the PDR7 register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDR7 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR7 register, the PDR7 register value is returned.

Operation at reset

If the CPU is reset, all bits in the DDR7 register are initialized to "0" and port input is enabled.

• Operation in stop mode and watch mode

- If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR7 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open.
- When the stop enable bit in the TSC prescaler control register (PSC:STPE) is set to "1", the TSC can operate in stop mode or watch mode, the touch input is enabled and is not blocked. The TSC wakes up in stop mode or watch mode provided that the TINT (touch interrupt) and the GINT (general interrupt) are set to enable the TSC to wake up in stop mode or watch mode.
- If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

· Operation as a touch input pin

Set the bit in the DDR7 register bit corresponding to the touch input pin to "0" and the bit in the TIDR1 register corresponding to the same pin to "0". In addition, set the corresponding bit in the PUL7 register to "0".

• Operation of the pull-up register

154

Setting the bit in the PUL7 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL7 register.

6. Port F

Port F is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

(1) Port F configuration

Port F is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port F data register (PDRF)
- Port F direction register (DDRF)

(2) Block diagrams of port F

• PF0/X0 pin

This pin has the following peripheral function:


• Main clock input oscillation pin (X0)

• PF1/X1 pin

This pin has the following peripheral function:

• Main clock I/O oscillation pin (X1)

• Block diagram of PF0/X0 and PF1/X1




(Continued)

• PF2/RST pin

This pin has the following peripheral function:

• Reset pin (RST)

• Block diagram of PF2/RST



(3) Port F registers

• Port F register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write			
PDRF	0	Pin state is "L" level.	PDRF value is "0".	As output port, outputs "L" level.			
I DITI	1	Pin state is "H" level.	PDRF value is "1".	As output port, outputs "H" level.*			
DDRF	0		Port input enabled				
DDNF	1		Port output enable	d			

^{*:} If the pin is an N-ch open drain pin, the pin state becomes Hi-Z.

• Correspondence between registers and pins for port F

	Correspondence between related register bits and pins									
Pin name	-	PF2 PF1 PF0								
PDRF	_	_	_	_		bit2	bit1	bit0		
DDRF	-	-	-	-	-	DILZ	DILI	Dito		

(4) Port F operations

- · Operation as an output port
 - A pin becomes an output port if the bit in the DDRF register corresponding to that pin is set to "1".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When a pin is used as an output port, it outputs the value of the PDRF register to external pins.
 - If data is written to the PDRF register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDRF register returns the PDRF register value.

· Operation as an input port

- A pin becomes an input port if the bit in the DDRF register corresponding to that pin is set to "0".
- If data is written to the PDRF register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDRF register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDRF register, the PDRF register value is returned.

Operation at reset

if the CPU is reset, all bits in the DDRF register are initialized to "0" and port input is enabled.

- · Operation in stop mode and watch mode
 - If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDRF register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open.
 - If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.



7. Port G

Port G is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in the hardware manual of the MB95850K/860K/870K Series.

(1) Port G configuration

Port G is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port G data register (PDRG)
- Port G direction register (DDRG)
- Port G pull-up register (PULG)

(2) Block diagram of port G

• PG1/X0A/DIO04 pin

This pin has the following peripheral functions:


- Subclock input oscillation pin (X0A)
- TSC touch ch. 4 direct output pin (DIO04)

• PG2/X1A/DIO03 pin

This pin has the following peripheral functions:

- Subclock I/O oscillation pin (X1A)
- TSC touch ch. 3 direct output pin (DIO03)

Block diagram of PG1/X0A/DIO04 and PG2/X1A/DIO03



(3) Port G registers

• Port G register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write				
PDRG	0	Pin state is "L" level.	PDRG value is "0".	As output port, outputs "L" level.				
PDRG	1	Pin state is "H" level.	PDRG value is "1".	As output port, outputs "H" level.				
DDRG	0		Port input enabled					
DDITG	1		Port output enabled					
PULG	0		Pull-up disabled					
1 OLG	1		Pull-up enabled					

• Correspondence between registers and pins for port G

		Correspondence between related register bits and pins										
Pin name	-	-	-	-	-	PG2	PG1	-				
PDRG												
DDRG	-	-	-	-	-	bit2	bit1	-				
PULG												

(4) Port G operations

- · Operation as an output port
 - A pin becomes an output port if the bit in the DDRG register corresponding to that pin is set to "1".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When a pin is used as an output port, it outputs the value of the PDRG register to external pins.
 - If data is written to the PDRG register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDRG register returns the PDRG register value.

Operation as an input port

- A pin becomes an input port if the bit in the DDRG register corresponding to that pin is set to "0".
- If data is written to the PDRG register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDRG register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDRG register, the PDRG register value is returned.

• Operation as a peripheral function output pin

- A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
- The pin value can be read from the PDRG register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDRG register.
 However, if the read-modify-write (RMW) type of instruction is used to read the PDRG register, the PDRG register value is returned.

Operation at reset

If the CPU is reset, all bits in the DDRG register are initialized to "0" and port input is enabled.

- Operation in stop mode and watch mode
 - If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDRG register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open.
 - If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

• Operation of the pull-up register

Setting the bit in the PULG register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PULG register.

■ INTERRUPT SOURCE TABLE (MB95850K SERIES)

	Interrupt		r table ress		pt level register	Priority order of interrupt sources
Interrupt source	request number	Upper	Lower	Register	Bit	of the same level (occurring simultaneously)
External interrupt ch. 0	IRQ00	0xFFFA	0xFFFB	ILR0	L00 [1:0]	High
External interrupt ch. 4	IIIQUU	UXITIA	OXITID	ILITO	L00 [1.0]	A
External interrupt ch. 1	IRQ01	0xFFF8	0xFFF9	ILR0	L01 [1:0]	
External interrupt ch. 5	IIIQUI	OXITIO	OXIII	ILITO	LO1 [1.0]	
External interrupt ch. 6	IRQ02	0xFFF6	0xFFF7	ILR0	L02 [1:0]	
External interrupt ch. 7	IRQ03	0xFFF4	0xFFF5	ILR0	L03 [1:0]	
UART/SIO ch. 0	IRQ04	0xFFF2	0xFFF3	ILR1	L04 [1:0]	
8/16-bit composite timer ch. 0 (lower)	IRQ05	0xFFF0	0xFFF1	ILR1	L05 [1:0]	
8/16-bit composite timer ch. 0 (upper)	IRQ06	0xFFEE	0xFFEF	ILR1	L06 [1:0]	
TSC touch interrupt (TINT)	IRQ07	0xFFEC	0xFFED	ILR1	L07 [1:0]	
TSC general interrupt (GINT)	IRQ08	0xFFEA	0xFFEB	ILR2	L08 [1:0]	
_	IRQ09	0xFFE8	0xFFE9	ILR2	L09 [1:0]	
_	IRQ10	0xFFE6	0xFFE7	ILR2	L10 [1:0]	
_	IRQ11	0xFFE4	0xFFE5	ILR2	L11 [1:0]	
8/16-bit PPG ch. 0 (upper)	IRQ12	0xFFE2	0xFFE3	ILR3	L12 [1:0]	
8/16-bit PPG ch. 0 (lower)	IRQ13	0xFFE0	0xFFE1	ILR3	L13 [1:0]	
_	IRQ14	0xFFDE	0xFFDF	ILR3	L14 [1:0]	
_	IRQ15	0xFFDC	0xFFDD	ILR3	L15 [1:0]	
I ² C bus interface ch. 0	IRQ16	0xFFDA	0xFFDB	ILR4	L16 [1:0]	
_	IRQ17	0xFFD8	0xFFD9	ILR4	L17 [1:0]	
8/10-bit A/D converter	IRQ18	0xFFD6	0xFFD7	ILR4	L18 [1:0]	
Time-base timer	IRQ19	0xFFD4	0xFFD5	ILR4	L19 [1:0]	
Watch prescaler	IDCCC	0	0	II De	1.00 [4.0]	
Watch counter	IRQ20	0xFFD2	0xFFD3	ILR5	L20 [1:0]	
Comparator ch. 0	IRQ21	0xFFD0	0xFFD1	ILR5	L21 [1:0]	
8/16-bit composite timer ch. 1 (lower)	IRQ22	0xFFCE	0xFFCF	ILR5	L22 [1:0]	
Flash memory	IRQ23	0xFFCC	0xFFCD	ILR5	L23 [1:0]	Low

■ INTERRUPT SOURCE TABLE (MB95860K SERIES)

	Interrupt		r table ress		pt level register	Priority order of interrupt sources	
Interrupt source	request number	Upper	Lower	Register	Bit	of the same level (occurring simultaneously)	
External interrupt ch. 0	IRQ00	0xFFFA	0xFFFB	ILR0	L00 [1:0]	High	
External interrupt ch. 4	IIIQUU	UXITIA	OXITID	ILITO	L00 [1.0]	A	
External interrupt ch. 1	IRQ01	0xFFF8	0xFFF9	ILR0	L01 [1:0]		
External interrupt ch. 5	Inqui	UXFFF6	UXFFF9	ILNU	[[1.0]		
External interrupt ch. 2	IRQ02	0xFFF6	0xFFF7	ILR0	1.00 [1:0]		
External interrupt ch. 6		UXFFF6	UXFFF7	ILNU	L02 [1:0]		
External interrupt ch. 3	IDOOO	0	0	II D0	1.00 [4.0]		
External interrupt ch. 7	IRQ03	0xFFF4	0xFFF5	ILR0	L03 [1:0]		
UART/SIO ch. 0	IRQ04	0xFFF2	0xFFF3	ILR1	L04 [1:0]		
8/16-bit composite timer ch. 0 (lower)	IRQ05	0xFFF0	0xFFF1	ILR1	L05 [1:0]		
8/16-bit composite timer ch. 0 (upper)	IRQ06	0xFFEE	0xFFEF	ILR1	L06 [1:0]		
TSC touch interrupt (TINT)	IRQ07	0xFFEC	0xFFED	ILR1	L07 [1:0]		
TSC general interrupt (GINT)	IRQ08	0xFFEA	0xFFEB	ILR2	L08 [1:0]		
8/16-bit PPG ch. 1 (lower)	IRQ09	0xFFE8	0xFFE9	ILR2	L09 [1:0]		
8/16-bit PPG ch. 1 (upper)	IRQ10	0xFFE6	0xFFE7	ILR2	L10 [1:0]		
_	IRQ11	0xFFE4	0xFFE5	ILR2	L11 [1:0]		
8/16-bit PPG ch. 0 (upper)	IRQ12	0xFFE2	0xFFE3	ILR3	L12 [1:0]		
8/16-bit PPG ch. 0 (lower)	IRQ13	0xFFE0	0xFFE1	ILR3	L13 [1:0]		
8/16-bit composite timer ch. 1 (upper)	IRQ14	0xFFDE	0xFFDF	ILR3	L14 [1:0]		
_	IRQ15	0xFFDC	0xFFDD	ILR3	L15 [1:0]		
I ² C bus interface ch. 0	IRQ16	0xFFDA	0xFFDB	ILR4	L16 [1:0]		
_	IRQ17	0xFFD8	0xFFD9	ILR4	L17 [1:0]		
8/10-bit A/D converter	IRQ18	0xFFD6	0xFFD7	ILR4	L18 [1:0]		
Time-base timer	IRQ19	0xFFD4	0xFFD5	ILR4	L19 [1:0]		
Watch prescaler	IDOCC	0	0	II Dr	1.00 [4.6]		
Watch counter	IRQ20	0xFFD2	0xFFD3	ILR5	L20 [1:0]		
Comparator ch. 0	IRQ21	0xFFD0	0xFFD1	ILR5	L21 [1:0]		
8/16-bit composite timer ch. 1 (lower)	IRQ22	0xFFCE	0xFFCF	ILR5	L22 [1:0]	 	
Flash memory	IRQ23	0xFFCC	0xFFCD	ILR5	L23 [1:0]	Low	

■ INTERRUPT SOURCE TABLE (MB95870K SERIES)

164

	Interrupt		r table ress		pt level register	Priority order of interrupt sources
Interrupt source	request number	Upper	Lower	Register	Bit	of the same level (occurring simultaneously)
External interrupt ch. 0	IRQ00	0xFFFA	0xFFFB	ILR0	L00 [1:0]	High
External interrupt ch. 4	IIIQOO	OXITIA	OXITID	iLi io	200 [1.0]	A
External interrupt ch. 1	IRQ01	0xFFF8	0xFFF9	ILR0	L01 [1:0]	
External interrupt ch. 5	II IQOT	OXITIO	OXITIO		LO1 [1.0]	
External interrupt ch. 2	IRQ02	0xFFF6	0xFFF7	ILR0	L02 [1:0]	
External interrupt ch. 6	IIIQUZ	OXITIO	OXI I I 7	ILITO	[[[[[[[[[[[[[[[[[[[[
External interrupt ch. 3	IRQ03	0xFFF4	0xFFF5	ILR0	L03 [1:0]	
External interrupt ch. 7	Indo	UXFFF4	UXFFF3	ILNU	[[[[[[[[[[[[[[[[[[[[
UART/SIO ch. 0	IRQ04	0xFFF2	0xFFF3	ILR1	L04 [1:0]	
8/16-bit composite timer ch. 0 (lower)	IRQ05	0xFFF0	0xFFF1	ILR1	L05 [1:0]	
8/16-bit composite timer ch. 0 (upper)	IRQ06	0xFFEE	0xFFEF	ILR1	L06 [1:0]	
TSC touch interrupt (TINT)	IRQ07	0xFFEC	0xFFED	ILR1	L07 [1:0]	
TSC general interrupt (GINT)	IRQ08	0xFFEA	0xFFEB	ILR2	L08 [1:0]	
8/16-bit PPG ch. 1 (lower)	IRQ09	0xFFE8	0xFFE9	ILR2	L09 [1:0]	
8/16-bit PPG ch. 1 (upper)	IRQ10	0xFFE6	0xFFE7	ILR2	L10 [1:0]	
8/16-bit PPG ch. 2 (upper)	IRQ11	0xFFE4	0xFFE5	ILR2	L11 [1:0]	
8/16-bit PPG ch. 0 (upper)	IRQ12	0xFFE2	0xFFE3	ILR3	L12 [1:0]	
8/16-bit PPG ch. 0 (lower)	IRQ13	0xFFE0	0xFFE1	ILR3	L13 [1:0]	
8/16-bit composite timer ch. 1 (upper)	IRQ14	0xFFDE	0xFFDF	ILR3	L14 [1:0]	
8/16-bit PPG ch. 2 (lower)	IRQ15	0xFFDC	0xFFDD	ILR3	L15 [1:0]	
I ² C bus interface ch. 0	IRQ16	0xFFDA	0xFFDB	ILR4	L16 [1:0]	
External interrupt ch. 8	10047	0	0	II D4	1.47 [4.0]	
External interrupt ch. 9	IRQ17	0xFFD8	0xFFD9	ILR4	L17 [1:0]	
8/10-bit A/D converter	IRQ18	0xFFD6	0xFFD7	ILR4	L18 [1:0]	
Time-base timer	IRQ19	0xFFD4	0xFFD5	ILR4	L19 [1:0]	
Watch prescaler	IDOOO	٥٧٢٢٥٥	٥٠٠٢	II Dr	1.00 [4:0]	
Watch counter	IRQ20	0xFFD2	0xFFD3	ILR5	L20 [1:0]	
Comparator ch. 0	IRQ21	0xFFD0	0xFFD1	ILR5	L21 [1:0]	
8/16-bit composite timer ch. 1 (lower)	IRQ22	0xFFCE	0xFFCF	ILR5	L22 [1:0]	
Flash memory	IRQ23	0xFFCC	0xFFCD	ILR5	L23 [1:0]	Low

■ PIN STATES IN EACH MODE (MB95850K SERIES)

Din	Normal	Clear w	Stop	mode	Watch	mode	0:: ::-:
Pin name	operation	Sleep mode	SPL=0	SPL=1	SPL=0	SPL=1	On reset
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	_
PF0/X0	I/O port*1	I/O port*1	- Previous state kept - Input blocked*1, *2	- Hi-Z - Input blocked*1.*2	- Previous state kept - Input blocked*1, *2	- Hi-Z - Input blocked*1,*2	- Hi-Z - Input enabled* ³ (However, it does not function.)
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	_
PF1/X1	I/O port*1	I/O port*1	- Previous state kept - Input blocked*1, *2	- Hi-Z - Input blocked*1,*2	- Previous state kept - Input blocked*1, *2	- Hi-Z - Input blocked*1,*2	- Hi-Z - Input enabled* ³ (However, it does not function.)
	Reset input*4	Reset input*4	Reset input	Reset input	Reset input	Reset input	Reset input*4
PF2/ RST	I/O port	I/O port	- Previous state kept - Input blocked*1, *2	- Hi-Z - Input blocked*1,*2	- Previous state kept - Input blocked*1,*2	- Hi-Z - Input blocked*1,*2	- Hi-Z - Input enabled* ³ (However, it does not function.)
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	_
	peripheral	I/O port*1/ peripheral function I/O	- Previous state kept* ⁵ - Input blocked* ^{1,*2}	- Hi-Z*6 - Input blocked*1,*2	- Previous state kept* ⁵ - Input blocked* ^{1,*2}	- Hi-Z*6 - Input blocked*1,*2	- Hi-Z - Input enabled* ³ (However, it does not function.)
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	_
DIO03	peripheral	I/O port*1/ peripheral function I/O	- Previous state kept* ⁵ - Input blocked* ^{1,*2}	- Hi-Z*6 - Input blocked*1,*2	- Previous state kept* ⁵ - Input blocked* ^{1,*2}	- Hi-Z*6 - Input blocked*1,*2	- Hi-Z - Input enabled* ³ (However, it does not function.)
P04/AN00/ BEEP/ DIO01/TO01	peripheral function I/O/	I/O port/ peripheral function I/O/ analog input	- Previous state kept* ^{5, *10} - Input blocked* ²	- Hi-Z*6 - Input blocked*2	- Previous state kept* ^{5, *10} - Input blocked* ²	- Hi-Z*6 - Input blocked*2	- Hi-Z - Input blocked*2
AN01/ CMP0_N/	peripheral function I/O/	I/O port/ peripheral function I/O/ analog input	- Previous state kept - Input blocked*7, *8	- Hi-Z*6 - Input blocked*7, *8	 Previous state kept Input blocked*7, *8 	- Hi-Z*6 - Input blocked*7, *8	- Hi-Z - Input blocked*2
CMP0_O/ PPG00	function I/O/	I/O port/ peripheral function I/O/ analog input	 Previous state kept*9 Input blocked*2 	- Hi-Z*6 - Input blocked*2	 Previous state kept*9 Input blocked*2 	- Hi-Z*6 - Input blocked*2	- Hi-Z - Input blocked*2
P07/AN03/ CMP0_P/ PPG01		I/O port/ peripheral function I/O/ analog input	 Previous state kept Input blocked*8 	- Hi-Z*6 - Input blocked*8	 Previous state kept Input blocked*8 	- Hi-Z*6 - Input blocked*8	- Hi-Z - Input blocked*2
FC0	peripheral	I/O port/ peripheral function I/O	- Previous state kept - Input blocked*7	- Hi-Z - Input blocked*7	- Previous state kept - Input blocked*7	- Hi-Z - Input blocked*7	- Hi-Z - Input enabled* ³ (However, it does not function.)

(Continued)

Pin name	Normal	Sloop mode	Stop	mode	Watch	mode	On reset
Pili lialile	operation	Sleep mode	SPL=0	SPL=1	SPL=0	SPL=1	On reset
P13/INT04/ UI0/DIO02	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept* ⁵ - Input blocked* ⁷	- Hi-Z*6 - Input blocked*7	- Previous state kept* ⁵ - Input blocked* ⁷	- Hi-Z*6 - Input blocked*7	- Hi-Z - Input enabled* ³ (However, it does not function.)
P14/INT01/ UO0/DIO00	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept*5 - Input blocked*7	- Hi-Z*6 - Input blocked*7	- Previous state kept*5 - Input blocked*7	- Hi-Z*6 - Input blocked*7	- Hi-Z - Input enabled* ³ (However, it does not function.)
P15/INT00/ UCK0	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept - Input blocked*7	- Hi-Z*6 - Input blocked*7	- Previous state kept - Input blocked*7	- Hi-Z*6 - Input blocked*7	- Hi-Z - Input enabled* ³ (However, it does not function.)
P46/INT06/ SDA	I/O port/	I/O port/	- Previous state	- Hi-Z	- Previous state	- Hi-Z	- Hi-Z - Input enabled*3
P47/INT07/ SCL	peripheral function I/O	peripheral function I/O	kept - Input blocked*7	- Input blocked*7	kept - Input blocked*7	- Input blocked*7	(However, it does not function.)
P63/AREF							
P65/S01]		- Previous state		- Previous state		
P66/S02	I/O port/	I/O port/	kept*11	- Hi-Z* ¹¹ - Input	kept*11	- Hi-Z* ¹¹ - Input	- Hi-Z - Input
P67/S03	touch input	touch input	- Input blocked*12	blocked*12	- Input blocked*12	blocked*12	blocked*2
P70/S04			Diomou		Diomou		
P71/S05							

SPL: Pin state setting bit in the standby control register (STBC:SPL)

Hi-Z: High impedance

- *1: The pin stays at the state shown when configured as a general-purpose I/O port.
- *2: "Input blocked" means direct input gate operation from the pin is disabled.
- *3: "Input enabled" means that the input function is enabled. While the input function is enabled, a pull-up or pull-down operation has to be performed in order to prevent leaks due to external input. If a pin is used as an output port, its pin state is the same as that of other ports.
- *4: The PF2/RST pin stays at the state shown when configured as a reset pin.
- *5: In stop mode and watch mode, the pin functions as a TSC direct output pin only when the SPL bit is set to "0" and the TSC direct output function is enabled.
- 6: The pull-up control setting is still effective.
- *7: Though input is blocked, an external interrupt can be input when the external interrupt request is enabled.
- *8: Though input is blocked, an analog signal can be input to generate a comparator interrupt when the comparator interrupt is enabled.
- *9: In stop mode and watch mode, comparator input varies according to the register settings of the comparator, and the pin functions as a comparator output pin only when the SPL bit is set to "0" and the comparator output function is enabled.
- *10: In stop mode and watch mode, the pin functions as a beep output pin only when the SPL bit is set to "0" and the beep output function is enabled.
- *11: In stop mode and watch mode, when the TSC is in operation and the pin is used as a TSC touch input pin, the pin outputs SNCLK, otherwise the pin either is at Hi-Z or keeps its previous state.
- *12: Though input is blocked, a touch signal can be input to generate a touch interrupt (TINT) when TINT is enabled.



■ PIN STATES IN EACH MODE (MB95860K SERIES)

D:	Normal	01	Stop	mode	Watch	mode	0
Pin name	operation	Sleep mode	SPL=0	SPL=1	SPL=0	SPL=1	On reset
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	_
PF0/X0	I/O port*1	I/O port*1	- Previous state kept - Input blocked*1, *2	- Hi-Z - Input blocked*1,*2	- Previous state kept - Input blocked*1, *2	- Hi-Z - Input blocked*1,*2	- Hi-Z - Input enabled* ³ (However, it does not function.)
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	_
PF1/X1	I/O port*1	I/O port*1	- Previous state kept - Input blocked*1, *2	- Hi-Z - Input blocked*1,*2	- Previous state kept - Input blocked*1, *2	Hi-Z - Input blocked*1,*2	- Hi-Z - Input enabled* ³ (However, it does not function.)
	Reset input*4	Reset input*4	Reset input	Reset input	Reset input	Reset input	Reset input*4
PF2/RST	I/O port	I/O port	- Previous state kept - Input blocked*1,*2	- Hi-Z - Input blocked*1,*2	- Previous state kept - Input blocked*1, *2	- Hi-Z - Input blocked*1,*2	- Hi-Z - Input enabled* ³ (However, it does not function.)
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	_
PG1/X0A/ DIO04	I/O port*1/ peripheral function I/O	I/O port*1/ peripheral function I/O	- Previous state kept* ⁵ - Input blocked* ^{1,*2}	- Hi-Z*6 - Input blocked*1,*2	- Previous state kept*5 - Input blocked*1, *2	- Hi-Z*6 - Input blocked*1,*2	- Hi-Z - Input enabled* ³ (However, it does not function.)
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	
PG2/X1A/ DIO03	I/O port*1/ peripheral function I/O	I/O port*1/ peripheral function I/O	- Previous state kept* ⁵ - Input blocked* ^{1,*2}	- Hi-Z* ⁶ - Input blocked* ^{1,*2}	- Previous state kept*5 - Input blocked*1,*2	- Hi-Z* ⁶ - Input blocked* ^{1,} * ²	 Hi-Z Input enabled*³ (However, it does not function.)
P02/INT02/ TO10	I/O port/ peripheral	I/O port/ peripheral	- Previous state kept	- Hi-Z*6	- Previous state kept	- Hi-Z*6	- Hi-Z - Input enabled*3
P03/INT03/ TO11	'	function I/O	- Input blocked*7	- Input blocked*7	- Input blocked*7	- Input blocked*7	(However, it does not function.)
P04/AN00/ BEEP/ DIO01	I/O port/ peripheral function I/O/ analog input	I/O port/ peripheral function I/O/ analog input	 Previous state kept*5, *10 Input blocked*2 	- Hi-Z*6 - Input blocked*2	 Previous state kept*5, *10 Input blocked*2 	- Hi-Z*6 - Input blocked*2	- Hi-Z - Input blocked*2
P05/INT05/ AN01/ CMP0_N	I/O port/ peripheral function I/O/ analog input	I/O port/ peripheral function I/O/ analog input	 Previous state kept Input blocked*7, *8 	- Hi-Z*6 - Input blocked*7, *8	 Previous state kept Input blocked*7, *8 	- Hi-Z* ⁶ - Input blocked* ^{7, *8}	- Hi-Z - Input blocked*2
P06/AN02/ CMP0_O/ PPG00		I/O port/ peripheral function I/O/ analog input	- Previous state kept*9 - Input blocked*2	- Hi-Z*6 - Input blocked*2	- Previous state kept*9 - Input blocked*2	- Hi-Z*6 - Input blocked*2	- Hi-Z - Input blocked*2
P07/AN03/ CMP0_P/ PPG01	I/O port/ peripheral function I/O/ analog input	I/O port/ peripheral function I/O/ analog input	- Previous state kept - Input blocked*8	- Hi-Z*6 - Input blocked*8	- Previous state kept - Input blocked*8	- Hi-Z*6 - Input blocked*8	- Hi-Z - Input blocked*2

Din nama	Normal	Clean made	Stop	mode	Watch	mode	On recet
Pin name	operation	Sleep mode	SPL=0	SPL=1	SPL=0	SPL=1	On reset
P10/DBG/ EC0	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept - Input blocked*7	- Hi-Z - Input blocked*7	- Previous state kept - Input blocked*7	- Hi-Z - Input blocked*7	- Hi-Z - Input enabled* ³ (However, it does not function.)
P13/INT04/ UI0/DIO02	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept* ⁵ - Input blocked* ⁷	- Hi-Z*6 - Input blocked*7	- Previous state kept* ⁵ - Input blocked* ⁷	- Hi-Z*6 - Input blocked*7	- Hi-Z - Input enabled* ³ (However, it does not function.)
P14/INT01/ UO0	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept - Input blocked*7	- Hi-Z*6 - Input blocked*7	- Previous state kept - Input blocked*7	- Hi-Z*6 - Input blocked* ⁷	- Hi-Z - Input enabled* ³ (However, it does not function.)
P15/INT00/ UCK0	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept - Input blocked*7	- Hi-Z*6 - Input blocked*7	- Previous state kept - Input blocked*7	- Hi-Z* ⁶ - Input blocked* ⁷	- Hi-Z - Input enabled* ³ (However, it does not function.)
P44/AN06/ TO00/ DIO03/ PPG10	I/O port/ peripheral	I/O port/ peripheral	- Previous state	- Hi-Z* ⁶	- Previous state	- Hi-Z*6	- Hi-Z - Input
P45/AN07/ TO01/ DIO04/ PPG11	function I/O/ analog input	function I/O/ analog input	- Input blocked*2	- Input blocked*2	- Input blocked*2	- Input blocked*2	enabled* ³
P46/INT06/ SDA	I/O port/	I/O port/	- Previous state	- Hi-Z	- Previous state	- Hi-Z	- Hi-Z - Input enabled*3
P47/INT07/ SCL	peripheral function I/O	peripheral function I/O	kept - Input blocked*7	- Input blocked*7	kept - Input blocked*7	- Input blocked*7	(However, it does not function.)
P60/EC1/ DIO00	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept* ⁵ - Input blocked* ⁷	- Hi-Z*6 - Input blocked*7	- Previous state kept* ⁵ - Input blocked* ⁷	- Hi-Z*6 - Input blocked*7	- Hi-Z - Input enabled* ³ (However, it does not function.)

(Continued)

Pin name	Normal	Sleep mode	Stop	mode	Watch mode		On reset
Fill lialile	operation	Sieep illoue	SPL=0	SPL=1	SPL=0	SPL=1	Onreset
P63/AREF							
P64/S00							
P65/S01	1						
P66/S02	1		- Previous state	- Hi-Z* ¹¹	- Previous state	- Hi-Z* ¹¹	- Hi-Z
P67/S03		I/O port/ touch input	kept*11 - Input	- Input	kept*11 - Input	- Input	- Input
P70/S04	touch input	louch input	blocked*12	blocked*12	blocked*12	blocked*12	blocked*2
P71/S05]						
P72/S06]						
P73/S07							

SPL: Pin state setting bit in the standby control register (STBC:SPL)

Hi-Z: High impedance

- *1: The pin stays at the state shown when configured as a general-purpose I/O port.
- *2: "Input blocked" means direct input gate operation from the pin is disabled.
- *3: "Input enabled" means that the input function is enabled. While the input function is enabled, a pull-up or pull-down operation has to be performed in order to prevent leaks due to external input. If a pin is used as an output port, its pin state is the same as that of other ports.
- *4: The PF2/RST pin stays at the state shown when configured as a reset pin.
- *5: In stop mode and watch mode, the pin functions as a TSC direct output pin only when the SPL bit is set to "0" and the TSC direct output function is enabled.
- *6: The pull-up control setting is still effective.
- *7: Though input is blocked, an external interrupt can be input when the external interrupt request is enabled.
- *8: Though input is blocked, an analog signal can be input to generate a comparator interrupt when the comparator interrupt is enabled.
- *9: In stop mode and watch mode, comparator input varies according to the register settings of the comparator, and the pin functions as a comparator output pin only when the SPL bit is set to "0" and the comparator output function is enabled.
- *10: In stop mode and watch mode, the pin functions as a beep output pin only when the SPL bit is set to "0" and the beep output function is enabled.
- *11: In stop mode and watch mode, when the TSC is in operation and the pin is used as a TSC touch input pin, the pin outputs SNCLK, otherwise the pin either is at Hi-Z or keeps its previous state.
- *12: Though input is blocked, a touch signal can be input to generate a touch interrupt (TINT) when TINT is enabled.

■ PIN STATES IN EACH MODE (MB95870K SERIES)

Di	Normal	01	Stop	mode	Watch	mode	0
Pin name	operation	Sleep mode	SPL=0	SPL=1	SPL=0	SPL=1	On reset
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	
PF0/X0	I/O port*1	I/O port*1	- Previous state kept - Input blocked*1, *2	- Hi-Z - Input blocked*1,*2	- Previous state kept - Input blocked*1, *2	- Hi-Z - Input blocked*1,*2	- Hi-Z - Input enabled* ³ (However, it does not function.)
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	I
PF1/X1	I/O port*1				- Hi-Z - Input enabled* ³ (However, it does not function.)		
	Reset input*4	Reset input*4	Reset input	Reset input	Reset input	Reset input	Reset input*4
PF2/ RST	I/O port	I/O port	- Previous state kept - Input blocked*1, *2	- Hi-Z - Input blocked*1,*2	- Previous state kept - Input blocked*1,*2	- Hi-Z - Input blocked*1,*2	- Hi-Z - Input enabled* ³ (However, it does not function.)
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	1
PG1/X0A/ DIO04	I/O port*1/ peripheral function I/O	I/O port*1/ peripheral function I/O	- Previous state kept* ⁵ - Input blocked* ^{1,*2}	- Hi-Z*6 - Input blocked*1,*2	- Previous state kept* ⁵ - Input blocked* ^{1,*2}	- Hi-Z*6 - Input blocked*1,*2	- Hi-Z - Input enabled* ³ (However, it does not function.)
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	_
PG2/X1A/ DIO03	I/O port*1/ peripheral function I/O	I/O port*1/ peripheral function I/O	 Previous state kept*⁵ Input blocked*^{1,*2} 	- Hi-Z* ⁶ - Input blocked* ^{1, *2}	- Previous state kept*5 - Input blocked*1, *2	- Hi-Z* ⁶ - Input blocked* ^{1,*2}	- Hi-Z - Input enabled* ³ (However, it does not function.)
P00/INT00							- Hi-Z
P01/INT01	I/O port/ peripheral	I/O port/ peripheral	- Previous state	- Hi-Z* ⁶	 Previous state kept 	- Hi-Z* ⁶	- Input enabled*3
P02/INT02	function I/O	function I/O	kept - Input blocked*7	- Input blocked*6	- Input blocked*7	- Input blocked*7	(However, it does not
P03/INT03							function.)
P04/INT04/ AN00	I/O port/ peripheral function I/O/ analog input	I/O port/ peripheral function I/O/ analog input	 Previous state kept Input blocked*7 	- Hi-Z*6 - Input blocked*7	 Previous state kept Input blocked*7 	- Hi-Z*6 - Input blocked*7	- Hi-Z - Input blocked*2
P05/INT05/ AN01/ CMP0_N	I/O port/ peripheral function I/O/ analog input	I/O port/ peripheral function I/O/ analog input	 Previous state kept Input blocked*7, *8 	- Hi-Z*6 - Input blocked*7, *8	 Previous state kept Input blocked*7, *8 	- Hi-Z*6 - Input blocked*7, *8	- Hi-Z - Input blocked*2
P06/AN02/ CMP0_O	I/O port/ peripheral function I/O/ analog input	I/O port/ peripheral function I/O/ analog input	 Previous state kept*9 Input blocked*2 	- Hi-Z*6 - Input blocked*2	- Previous state kept*9 - Input blocked*2		- Hi-Z - Input blocked*2
P07/AN03/ CMP0_P	I/O port/ analog input	I/O port/ analog input	 Previous state kept Input blocked*8 	- Hi-Z*6 - Input blocked*8	 Previous state kept Input blocked*8 	- Hi-Z*6 - Input blocked*8	- Hi-Z - Input blocked*2



Din name	Normal	Class made	Stop	mode	Watch	mode	On
Pin name	operation	Sleep mode	SPL=0	SPL=1	SPL=0	SPL=1	On reset
P10/DBG	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept - Input blocked*2	- Hi-Z - Input blocked*2	- Previous state kept - Input blocked*2	- Hi-Z - Input blocked*2	- Hi-Z - Input enabled* ³ (However, it does not function.)
P11/EC0/ DIO01	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept*5 - Input blocked*7	- Hi-Z*6 - Input blocked*7	- Previous state kept* ⁵ - Input blocked* ⁷	- Hi-Z*6 - Input blocked*7	- Hi-Z - Input enabled* ³ (However, it does not function.)
P12/BEEP	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept*10 - Input blocked*2	- Hi-Z*6 - Input blocked*2	- Previous state kept* ¹⁰ - Input blocked* ²	- Hi-Z*6 - Input blocked*2	- Hi-Z - Input enabled* ³ (However, it does not function.)
P13/UI0/ DIO02	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept*5 - Input blocked*7	- Hi-Z*6 - Input blocked*7	- Previous state kept* ⁵ - Input blocked* ⁷	- Hi-Z*6 - Input blocked*7	- Hi-Z - Input enabled* ³ (However, it does not function.)
P14/UO0	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept - Input blocked*2	- Hi-Z*6 - Input blocked*2	- Previous state kept - Input blocked*2	- Hi-Z*6 - Input blocked*2	- Hi-Z - Input enabled* ³ (However, it does not function.)
P15/UCK0	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept - Input blocked*7	- Hi-Z*6 - Input blocked*7	- Previous state kept - Input blocked*7	- Hi-Z*6 - Input blocked*7	- Hi-Z - Input enabled* ³ (However, it does not function.)
P16/INT09/ TO11	I/O port/	I/O port/	- Previous state	- Hi-Z*6	- Previous state	- Hi-Z*6	- Hi-Z - Input enabled*3
P17/INT08/ TO10	peripheral function I/O	peripheral function I/O	kept - Input blocked*7	- Input blocked*7	kept - Input blocked*7	- Input blocked*7	(However, it does not function.)
P40/AN04/ PPG00	I/O port/ peripheral	I/O port/ peripheral	- Previous state kept	- Hi-Z*6	- Previous state kept	- Hi-Z*6	- Hi-Z - Input
P41/AN05/ PPG01	function I/O/ analog input	function I/O/ analog input	- Input blocked*2	- Input blocked*2	- Input blocked*2	- Input blocked*2	blocked*2
P42/INT06/ PPG10	I/O port/ peripheral	I/O port/ peripheral	- Previous state kept	- Hi-Z*6	- Previous state kept	- Hi-Z* ⁶	- Hi-Z - Input enabled*3
P43/INT07/ PPG11	function I/O	function I/O	- Input blocked*7	- Input blocked*7	- Input blocked*7	- Input blocked*7	(However, it does not function.)
P44/AN06/ TO00/DIO03 P45/AN07/ TO01/DIO04	I/O port/ peripheral function I/O/ analog input	I/O port/ peripheral function I/O/ analog input	- Previous state kept*5 - Input blocked*2	- Hi-Z*6 - Input blocked*2	 Previous state kept*5 Input blocked*2 	- Hi-Z*6 - Input blocked*2	- Hi-Z - Input enabled*3

(Continued)

Pin name	Normal	Sleep mode	Stop	mode	Watch	mode	On reset	
Pili liaille	operation	Sleep Illoue	SPL=0	SPL=1	SPL=0	SPL=1	On reset	
P46/SDA	I/O port/ peripheral	I/O port/ peripheral	poriphoral kont - HI-Z		orinhoral kant - HI-Z kant - HI-Z			- Hi-Z - Input enabled*3
P47/SCL	function I/O	function I/O	- Input blocked*2	- Input blocked*2	- Input blocked*2	- Input blocked*2	(However, it does not function.)	
P60/EC1/ DIO00	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept* ⁵ - Input blocked* ⁷	- Hi-Z*6 - Input blocked*7	- Previous state kept* ⁵ - Input blocked* ⁷	- Hi-Z*6 - Input blocked*7	- Hi-Z - Input enabled* ³ (However, it does not function.)	
P61/PPG20	I/O port/ peripheral	I/O port/ peripheral	- Previous state kept	- Hi-Z* ⁶	- Previous state kept	- Hi-Z* ⁶	- Hi-Z - Input enabled*3	
P62/PPG21	function I/O	function I/O	- Input blocked*2	- Input blocked*2	- Input blocked*2	- Input blocked*2	(However, it does not function.)	
P63/AREF								
P64/S00								
P65/S01								
P66/S02								
P67/S03								
P70/S04	I/O port/	I/O port/	- Previous state kept*11	- Hi-Z* ¹¹	 Previous state kept*¹¹ 	- Hi-Z* ¹¹	- Hi-Z	
P71/S05	touch input	touch input	- Input	 Input blocked*12 	- Input	- Input blocked*12	- Input blocked*2	
P72/S06			blocked*12	2.00.00	blocked*12	2.00.00	2.00MGG	
P73/S07 P74/S08								
P74/S08 P75/S09	-							
P76/S10	-							
P77/S11								
, , , , , , ,								

SPL: Pin state setting bit in the standby control register (STBC:SPL)

Hi-Z: High impedance

- *1: The pin stays at the state shown when configured as a general-purpose I/O port.
- *2: "Input blocked" means direct input gate operation from the pin is disabled.
- *3: "Input enabled" means that the input function is enabled. While the input function is enabled, a pull-up or pull-down operation has to be performed in order to prevent leaks due to external input. If a pin is used as an output port, its pin state is the same as that of other ports.
- *4: The PF2/RST pin stays at the state shown when configured as a reset pin.
- *5: In stop mode and watch mode, the pin functions as a TSC direct output pin only when the SPL bit is set to "0" and the TSC direct output function is enabled.
- *6: The pull-up control setting is still effective.
- *7: Though input is blocked, an external interrupt can be input when the external interrupt request is enabled.
- *8: Though input is blocked, an analog signal can be input to generate a comparator interrupt when the comparator interrupt is enabled.
- *9: In stop mode and watch mode, comparator input varies according to the register settings of the comparator, and the pin functions as a comparator output pin only when the SPL bit is set to "0" and the comparator output function is enabled.
- *10: In stop mode and watch mode, the pin functions as a beep output pin only when the SPL bit is set to "0" and the beep output function is enabled.
- *11: In stop mode and watch mode, when the TSC is in operation and the pin is used as a TSC touch input pin, the pin outputs SNCLK, otherwise the pin either is at Hi-Z or keeps its previous state.
- *12: Though input is blocked, a touch signal can be input to generate a touch interrupt (TINT) when TINT is enabled.




■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Parameter	Symbol	Rat	ing	Unit	Remarks
raiailletei	Syllibol	Min	Max	Oilit	nemarks
Power supply voltage*1	Vcc	Vss - 0.3	Vss + 6	V	
Input voltage*1	Vı	Vss - 0.3	Vss + 6	V	*2
Output voltage*1	Vo	Vss - 0.3	Vss + 6	V	*2
Maximum clamp current	ICLAMP	-2	+2	mA	Applicable to specific pins*3
Total maximum clamp current	ΣΙΙCLAMPΙ	_	20	mA	Applicable to specific pins*3
"L" level maximum output current	Ю	_	15	mA	
"L" level average current	lolav1		4	mA	For pins other than P06, P07, P40 to P45 Average output current = operating current × operating ratio (1 pin)
L level average current	lolav2		12	IIIA	For P06, P07, P40 to P45 Average output current = operating current × operating ratio (1 pin)
"L" level total maximum output current	ΣΙοι	_	100	mA	
"L" level total average output current	ΣΙΟΙΑΥ	_	37	mA	Total average output current = operating current × operating ratio (Total number of pins)
"H" level maximum output current	Іон	_	-15	mA	
"H" level average current	Iонаv1		-4	mA	For pins other than P06, P07, P40 to P45 Average output current = operating current × operating ratio (1 pin)
Tri lever average current	Iонаv2		-8	IIIA	For P06, P07, P40 to P45 Average output current = operating current × operating ratio (1 pin)
"H" level total maximum output current	ΣІон	_	-100	mA	
"H" level total average output current	ΣΙοнαν	_	-47	mA	Total average output current = operating current × operating ratio (Total number of pins)
Power consumption	Pd	_	320	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	
Operating humidity	Hopr	5	95	%	
Electrostatic discharge (human-body model)	НВМ	_	8000	٧	For the TSC touch input pins: S00 to S11

(Continued)

- *1: These parameters are based on the condition that Vss is 0.0 V.
- *2: V₁ and V₀ must not exceed V_{CC} + 0.3 V. V₁ must not exceed the rated voltage. However, if the maximum current to/from an input is limited by means of an external component, the I_{CLAMP} rating is used instead of the V₁ rating.
- *3: Specific pins: P00 to P07, P11 to P17, P40 to P45, P60 to P67, P70 to P77, PF0, PF1, PG1, PG2
 - Use under recommended operating conditions.
 - Use with DC voltage (current).
 - The HV (High Voltage) signal is an input signal exceeding the Vcc voltage. Always connect a limiting resistor between the HV (High Voltage) signal and the microcontroller before applying the HV (High Voltage) signal.
 - The value of the limiting resistor should be set to a value at which the current to be input to the microcontroller pin when the HV (High Voltage) signal is input is below the standard value, irrespective of whether the current is transient current or stationary current.
 - When the microcontroller drive current is low, such as in low power consumption modes, the HV (High Voltage) input potential may pass through the protective diode to increase the potential of the Vcc pin, affecting other devices.
 - If the HV (High Voltage) signal is input when the microcontroller power supply is off (not fixed at 0 V), since power is supplied from the pins, incomplete operations may be executed.
 - If the HV (High Voltage) input is input after power-on, since power is supplied from the pins, the voltage of power supply may not be sufficient to enable a power-on reset.
 - Do not leave the HV (High Voltage) input pin unconnected.
 - Example of a recommended circuit:




WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(Vss = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks
raiametei	Syllibol	Min	Max	Onit	nemarks
Power supply voltage	Vcc	2.88	5.5	V	When the device is powered on or in on-chip debug mode, or when the LVD reset circuit is enabled
		2.4	5.5		When the LVD reset circuit is disabled
		2.3	5.5		Hold condition in stop mode
Decoupling capacitor	Cs	0.022	1	μF	*
Operating temperature	TA	- 40	+85	°C	Other than on-chip debug mode
Operating temperature	IA	+5	+35		On-chip debug mode

^{*:} Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the Vcc pin must have a capacitance larger than Cs. For the connection to a decoupling capacitor Cs, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and Cs and the distance between Cs and the Vss pin when designing the layout of a printed circuit board.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

3. DC Characteristics

 $(Vcc = 5.0 V\pm 10\%, Vss = 0.0 V, TA = -40 °C to +85°C)$

Dawana atau	Ola a l	Din nome	0		Value		11	Domonto
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
(1 12 1 I	VIHI	P13, P46, P47	_	0.7 Vcc	_	Vcc + 0.3	V	CMOS input level
"H" level input voltage	Vihs	Other than P13, P46, P47, PF2	_	0.8 Vcc	_	Vcc + 0.3	٧	Hysteresis input
Vollage	Vінм	PF2	_	0.8 Vcc	_	Vcc + 0.3	V	Hysteresis input
(1.7.11	VILI	P13, P46, P47	_	Vss - 0.3		0.3 Vcc	V	CMOS input level
"L" level input voltage	VILS	Other than P13, P46, P47, PF2	_	Vss - 0.3	_	0.2 Vcc	٧	Hysteresis input
Vollago	VILM	PF2	_	Vss - 0.3	_	0.2 Vcc	V	Hysteresis input
Open-drain output application voltage	VD	P10, P46, P47, PF2	_	Vss - 0.3	_	Vss + 5.5	V	
"H" level output voltage	Vон1	Output pins other than P06, P07, P10, P40 to P45, PF2	Iон = −4 mA	Vcc – 0.5	_	_	٧	
	V _{OH2}	P06, P07, P40 to P45	Iон = −8 mA	Vcc – 0.5	_	_	٧	
"L" level output voltage	V _{OL1}	Output pins other than P06, P07, P40 to P45	IoL = 4 mA		_	0.4	V	
voltage	V _{OL2}	P06, P07, P40 to P45	loL = 12 mA	_	_	0.4	٧	
Input leak current (Hi-Z output leak current)	lu	All input pins	0.0 V < Vı < Vcc	-5	_	+5	μΑ	When pull-up resistance is disabled
Pull-up resistance	Rpull	Other than P10, P46, P47, PF0, PF1, PF2	V1 = 0 V	25	50	100	kΩ	When pull-up resistance is enabled
Input capacitance	Cin	Other than Vcc and Vss	f = 1 MHz	_	5	15	pF	

 $(Vcc = 5.0 V\pm 10\%, Vss = 0.0 V, TA = -40 °C to +85°C)$

		D'	,		Value			40 C to +65 C)
Parameter	Symbol	Pin name	Condition	Min	Typ*1	Max*2	Unit	Remarks
			Fcн = 32 МНz Fмp = 16 МНz	_	3.6	5.8	mA	Except during Flash memory writing and erasing
	Icc		Main clock mode (divided by 2)	_	7.5	13.8	mA	During Flash memory writing and erasing
				_	4.1	9.1	mA	At A/D conversion
	Iccs	Vcc (External clock operation)	FCH = 32 MHz FMP = 16 MHz Main sleep mode (divided by 2)	_	1.3	3	mA	
	Iccl		FCL = 32 kHz FMPL = 16 kHz Subclock mode (divided by 2) TA = +25°C	_	49	145	μΑ	
Power	Iccls		Fcl = 32 kHz FMPL = 16 kHz Subsleep mode (divided by 2) TA = +25°C		TBD	TBD	μΑ	In deep standby mode
supply current*3	Ісст		FcL = 32 kHz Watch mode Main stop mode T _A = +25°C	_	TBD	TBD	μΑ	In deep standby mode
	ICCMPLL		FMCRPLL = 16 MHz FMP = 16 MHz Main CR PLL clock mode (multiplied by 4) TA = +25°C	_	4.7	6.8	mA	
	Ісемся	Vcc	FCRH = 4 MHz FMP = 4 MHz Main CR clock mode	_	1.1	4.6	mA	
	Iccscr		Sub-CR clock mode (divided by 2) T _A = +25°C	_	58.1	230	μA	
	Ісстѕ	Vcc (External clock	Fch = 32 MHz Time-base timer mode Ta = +25°C	_	345	395	μΑ	In deep standby mode
	Іссн	operation)	Substop mode T _A = +25°C	_	TBD	TBD	μA	In deep standby mode

(Continued)

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, Ta = -40 °C to +85°C)$

Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
Parameter	Syllibol	PIII IIdille	Condition	Min	Typ*1	Max*2	Ollit	nemarks
	lv		Current consumption of the comparator	_	60	160	μΑ	
Power supply current*3	ILVD	Vcc	Current consumption of the low-voltage detection circuit	_	4	7	μΑ	
	Іспн		Current consumption of the main CR oscillator	_	240	320	μΑ	
	ICRL		Current consumption of the sub-CR oscillator oscillating at 100 kHz	_	7	20	μΑ	
	Імѕтву		Current consumption difference between normal standby mode and deep standby mode T _A = +25°C	_	20	30	μΑ	
	Ітѕс		Current consumption of the TSC	_	120	TBD	μA	

^{*1:} Vcc = 5.0 V, $TA = +25^{\circ}C$

- See "4. AC Characteristics (1) Clock Timing" for Fch, Fcl, Fcrh and Fmcrpll.
- See "4. AC Characteristics (2) Source Clock/Machine Clock" for FMP and FMPL.
- The power supply current value in standby mode is measured in deep standby mode. The current consumption in normal standby is higher than that in deep standby mode. The power supply current value in normal standby can be found by adding the current consumption difference between normal standby mode and deep standby mode (INSTBY) to the power supply current value in deep standby mode. For details of normal standby and deep standby mode, refer to "CHAPTER 3 CLOCK CONTROLLER" in the hardware manual of the MB95850K/860K/870K Series.

^{*2:} Vcc = 5.5 V, $TA = +85^{\circ}C$ (unless otherwise specified)

^{*3: •} The power supply current is determined by the external clock. When the low-voltage detection option is selected, the power-supply current is the sum of adding the current consumption of the low-voltage detection circuit (ILVD) to one of the values from Icc to Icch. In addition, when both the low-voltage detection option and the CR oscillator are selected, the power supply current is the sum of adding up the current consumption of the low-voltage detection circuit, the current consumption of the CR oscillators (ICRH, ICRL) and a specified value. In on-chip debug mode, the CR oscillator (ICRH) and the low-voltage detection circuit are always enabled, and current consumption therefore increases accordingly.

4. AC Characteristics

(1) Clock Timing

 $(Vcc = 2.4 V to 5.5 V, Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$


_	Symbol	Pin name	Condition	Value				S = 0.0 V, TA = -40 C to +65 C
Parameter				Min	Тур	Max	Unit	Remarks
Clock frequency	Fсн	X0, X1	_	1	_	16.25	MHz	When the main oscillation circuit is used
		X0	X1: open	1	_	12		When the main external clock is used
		X0, X1	*	1	_	32.5	MHz	
	Fсян	-	_	3.92	4	4.08	MHz	Operating conditions • The main CR clock is used. • 0°C ≤ TA ≤ +70°C
				3.8	4	4.2	MHz	Operating conditions • The main CR clock is used. • − 40 °C ≤ TA < 0 °C, + 70 °C < TA ≤ + 85 °C
	FMCRPLL			7.84	8	8.16	MHz	Operating conditions • PLL multiplier: 2 • 0°C ≤ T _A ≤ +70°C
				7.6	8	8.4	MHz	Operating conditions • PLL multiplier: 2 • - 40 °C ≤ TA < 0 °C, + 70 °C < TA ≤ + 85 °C
				9.8	10	10.2	MHz	Operating conditions • PLL multiplier: 2.5 • 0°C ≤ TA ≤ +70°C
				9.5	10	10.5	MHz	Operating conditions • PLL multiplier: 2.5 • − 40 °C ≤ TA < 0 °C, + 70 °C < TA ≤ + 85 °C
				11.76	12	12.24	MHz	Operating conditions • PLL multiplier: 3 • 0°C ≤ TA ≤ +70°C
				11.4	12	12.6	MHz	Operating conditions • PLL multiplier: 3 • − 40 °C ≤ TA < 0 °C, + 70 °C < TA ≤ + 85 °C
				15.68	16	16.32	MHz	Operating conditions • PLL multiplier: 4 • 0°C ≤ TA ≤ +70°C
				15.2	16	16.8	MHz	Operating conditions • PLL multiplier: 4 • - 40 °C ≤ TA < 0 °C, + 70 °C < TA ≤ + 85 °C
	FcL	X0A, X1A	_	_	32.768	_	kHz	When the suboscillation circuit is used
				_	32.768	_	kHz	When the subexternal clock is used
	FCRL	_	_	50	100	150	kHz	When the sub-CR clock is used


(Continued)


 $(Vcc = 2.4 V to 5.5 V, Vss = 0.0 V, TA = -40^{\circ}C to +85^{\circ}C)$


Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Тур	Max	Oilit	Heiliaiks
Clock cycle time	thcyl	X0, X1	_	61.5	_	1000	ns	When the main oscillation circuit is used
		X0	X1: open	83.4	_	1000	ns	When an external clock is used
		X0, X1	*	30.8	_	1000	ns	
	tLCYL	X0A, X1A	_	_	30.5	_	μs	When the subclock is used
Input clock pulse width	twH1	X0	X1: open	33.4	_	_	ns	When an external clock is used, the duty ratio should range between 40% and 60%.
		X0, X1	*	12.4	_	_	ns	
	twH2	X0A	_	_	15.2	_	μs	
Input clock rise time and fall time	tcr tcr	X0	X1: open	_		5	ns	When an external clock is used
		X0, X1	*	_	_	5	ns	
CR oscillation start time	tcrhwk	_	_	_	_	50	μs	When the main CR clock is used
	tcrlwk	_	_	_	_	30	μs	When the sub-CR clock is used
PLL oscillation start time	tmcrpllwk	_	_	_	1	100	μs	When the main CR PLL clock is used


^{*:} The external clock signal is input to X0 and the inverted external clock signal to X1.


















(2) Source Clock/Machine Clock


 $(Vcc = 5.0 V\pm 10\%, Vss = 0.0 V, Ta = -40^{\circ}C to +85^{\circ}C)$

		Pin		Value			
Parameter	Symbol	name	Min	Тур	Max	Unit	Remarks
			61.5	_	2000	ns	When the main external clock is used Min: FcH = 32.5 MHz, divided by 2 Max: FcH = 1 MHz, divided by 2
Source clock cycle time*1	tsclк	_	62.5		1000	ns	When the main CR clock is used Min: FCRH = 4 MHz, multiplied by 4 Max: FCRH = 4 MHz, divided by 4
			_	61	_	μs	When the suboscillation clock is used FcL = 32.768 kHz, divided by 2
			_	20	_	μs	When the sub-CR clock is used FcL = 100 kHz, divided by 2
Source clock frequency	Fsp		0.5	_	16.25	MHz	When the main oscillation clock is used
	LSh	_	_	4	_	MHz	When the main CR clock is used
			_	16.384	_	kHz	When the suboscillation clock is used
	FSPL			50		kHz	When the sub-CR clock is used FCRL = 100 kHz, divided by 2
		_	61.5	_	32000	ns	When the main oscillation clock is used Min: Fsp = 16.25 MHz, no division Max: Fsp = 0.5 MHz, divided by 16
Machine clock cycle time*2 (minimum	twcrk		250	_	4000	ns	When the main CR clock is used Min: Fsp = 4 MHz, no division Max: Fsp = 4 MHz, divided by 16
instruction execution time)	IMCLK		61	_	976.5	μs	When the suboscillation clock is used Min: F _{SPL} = 16.384 kHz, no division Max: F _{SPL} = 16.384 kHz, divided by 16
			20	_	320	μs	When the sub-CR clock is used Min: FSPL = 50 kHz, no division Max: FSPL = 50 kHz, divided by 16
	Емр		0.031		16.25	MHz	When the main oscillation clock is used
Machine clock	INP	_	0.25	_	16	MHz	When the main CR clock is used
frequency			1.024		16.384	kHz	When the suboscillation clock is used
. ,	FMPL		3.125	_	50	kHz	When the sub-CR clock is used FCRL = 100 kHz

^{*1:} This is the clock before it is divided according to the division ratio set by the machine clock division ratio select bits (SYCC:DIV[1:0]). This source clock is divided to become a machine clock according to the division ratio set by the machine clock division ratio select bits (SYCC:DIV[1:0]). In addition, a source clock can be selected from the following.

- Main clock divided by 2
- PLL multiplication of main CR clock (Select a multiplier from 2, 2.5, 3 and 4.)
- Main CR clock
- Subclock divided by 2
- Sub-CR clock divided by 2
- *2: This is the operating clock of the microcontroller. A machine clock can be selected from the following.
 - Source clock (no division)
 - · Source clock divided by 4
 - Source clock divided by 8
 - Source clock divided by 16






(3) External Reset

 $(Vcc = 5.0 V\pm 10\%, Vss = 0.0 V, Ta = -40^{\circ}C to +85^{\circ}C)$

Parameter	Symbol	Value		Unit	Remarks	
Parameter	Syllibol	Min	Max	Oilit		
RST "L" level pulse width	trstl	2 tмськ*	_	ns		


^{*:} See "(2) Source Clock/Machine Clock" for tmclk.




(4) Power-on reset

(Vss = 0.0 V, $T_A = -40^{\circ}C$ to $+85^{\circ}C$)

Parameter	Symbol	Condition	Va	lue	Unit	Remarks	
raiametei	Syllibol	Condition	Min	Max	Oilit		
Power supply rising time	tr	_	_	50	ms		
Power supply cutoff time	toff	_	1	_	ms	Wait time until power-on	




Note: A sudden change of power supply voltage may activate the power-on reset function. When changing the power supply voltage during the operation, set the slope of rising to a value below within 30 mV/ms as shown below.



(5) Peripheral Input Timing

(Vcc = $5.0 \text{ V} \pm 10\%$, Vss = 0.0 V, Ta = -40°C to $+85^{\circ}\text{C}$)

Parameter	Symbol	Pin name	Va	Unit	
raianietei	Symbol	Finante	Min	Max	Oill
Peripheral input "H" pulse width	tılıH	INT00 to INT09, EC0, EC1	2 t мськ*	_	ns
Peripheral input "L" pulse width	tıнıL	111100 to 111109, EGO, EG1	2 tmclk*	1	ns



^{*:} See "(2) Source Clock/Machine Clock" for tmclk.


(6) Low-voltage Detection

188

 $(Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

Parameter	Symbol		Value		Unit	Remarks
Parameter	Symbol	Min	Тур	Max	Unit	nemarks
		2.52	2.7	2.88	V	
Release voltage*	V _{DL+}	2.61	2.8	2.99	V	At power supply rise
helease voltage	V DL+	2.89	3.1	3.31	V	At power supply rise
		3.08	3.3	3.52	V	
Datastian valtare*		2.43	2.6	2.77	V	
	V _{DL} -	2.52	2.7	2.88	V	At power supply fall
Detection voltage*	V DL—	2.80	3	3.20	V	At power supply fair
		2.99	3.2	3.41	V	
Hysteresis width	VHYS	_	_	100	mV	
Power supply start voltage	Voff	_	_	2.3	V	
Power supply end voltage	Von	4.9	_	_	V	
Power supply voltage change time (at power supply rise)	tr	650	_	_	μs	Slope of power supply that the reset release signal generates within the rating (VDL+)
Power supply voltage change time (at power supply fall)	tr	650	_	_	μs	Slope of power supply that the reset release signal generates within the rating (VDL-)
Reset release delay time	t _{d1}	_	_	30	μs	
Reset detection delay time	t _{d2}	_	_	30	μs	
LVD reset threshold voltage transition stabilization time	t stb	10	_	_	μs	

^{*:} The release voltage and the detection voltage can be selected by using the LVD reset voltage selection ID register (LVDR) in the low-voltage detection reset circuit. For details of the LVDR register, refer to "CHAPTER 16 LOW-VOLTAGE DETECTION RESET CIRCUIT" in the hardware manual of the MB95850K/860K/870K Series.




(7) I²C Bus Interface Timing

 $(Vcc = 5.0 V\pm 10\%, Vss = 0.0 V, TA = -40°C to +85°C)$

					Val	lue		
Parameter	Symbol	Pin name	Condition		dard- ode	Fast-mode		Unit
				Min	Max	Min	Max	
SCL clock frequency	fscL	SCL		0	100	0	400	kHz
(Repeated) START condition hold time SDA $\downarrow \to$ SCL \downarrow	thd;sta	SCL, SDA		4.0	_	0.6	_	μs
SCL clock "L" width	tLOW	SCL		4.7	_	1.3	_	μs
SCL clock "H" width	tніgн	SCL		4.0	_	0.6	_	μs
(Repeated) START condition setup time SCL $\uparrow \rightarrow$ SDA \downarrow	tsu;sta	SCL, SDA	R = 1.7 kΩ, C = 50 pF*1	4.7	_	0.6	_	μs
Data hold time SCL $\downarrow \rightarrow$ SDA $\downarrow \uparrow$	thd;dat	SCL, SDA	υ – συ ρι	0	3.45*2	0	0.9*3	μs
Data setup time SDA $\downarrow\uparrow$ \rightarrow SCL \uparrow	tsu;dat	SCL, SDA		0.25	_	0.1	_	μs
STOP condition setup time SCL $\uparrow \rightarrow$ SDA \uparrow	tsu;sто	SCL, SDA		4	_	0.6	_	μs
Bus free time between STOP condition and START condition	tbuf	SCL, SDA		4.7		1.3		μs

^{*1:} R represents the pull-up resistor of the SCL and SDA lines, and C the load capacitor of the SCL and SDA lines.

^{*3:} A Fast-mode I²C-bus device can be used in a Standard-mode I²C-bus system, provided that the condition of tsu:DAT \geq 250 ns is fulfilled.



^{*2:} The maximum thd; DAT in the Standard-mode is applicable only when the time during which the device is holding the SCL signal at "L" (tLow) does not extend.

 $(Vcc = 5.0 V\pm 10\%, Vss = 0.0 V, TA = -40°C to +85°C)$

		Pin		,	ue^{*2}		,
Parameter	Symbol	name	Condition	Min	Max	Unit	Remarks
SCL clock "L" width	tLOW	SCL		(2 + nm/2)tмсLк — 20	_	ns	Master mode
SCL clock "H" width	tніgн	SCL		(nm/2)tмськ – 20	(nm/2)tмсLк + 20	ns	Master mode
START condition hold time	thd;sta	SCL, SDA		(-1 + nm/2)tмсLк – 20	(-1 + nm)tмсLк + 20	ns	Master mode Maximum value is applied when m, n = 1, 8. Otherwise, the minimum value is applied.
STOP condition setup time	tsu;sто	SCL, SDA		(1 + nm/2)tмсLк – 20	(1 + nm/2)tмсLк + 20	ns	Master mode
START condition setup time	tsu;sta	SCL, SDA		(1 + nm/2)tмсLк – 20	(1 + nm/2)tмсLк + 20	ns	Master mode
Bus free time between STOP condition and START condition	tbuf	SCL, SDA	.R = 1.7 kΩ,	(2 nm + 4) tмсLк – 20	_	ns	
Data hold time	thd;dat	SCL, SDA	$C = 50 \text{ pF}^{*1}$	3 tmcLK - 20	_	ns	Master mode
Data setup time	tsu;dat	SCL, SDA		(-2 + nm/2) tмсLк — 20	(-1 + nm/2) tмсLк + 20	ns	Master mode It is assumed that "L" of SCL is not extended. The minimum value is applied to the first bit of continuous data. Otherwise, the maximum value is applied.
Setup time between clearing interrupt and SCL rising	tsu;ınt	SCL		(nm/2) tмсLк – 20	(1 + nm/2) tмсLк + 20	ns	The minimum value is applied to the interrupt at the ninth SCL↓. The maximum value is applied to the interrupt at the eighth SCL↓.
SCL clock "L" width	tLOW	SCL		4 tmcLk - 20	_	ns	At reception
SCL clock "H" width	tніgн	SCL		4 tmcLK - 20	_	ns	At reception

(Continued)

 $(Vcc = 5.0 V\pm 10\%, Vss = 0.0 V, Ta = -40^{\circ}C to +85^{\circ}C)$

Parameter	Symbol	Ol Pin Condition Val		Value*2	e *²		Remarks
Parameter	Syllibol	name	Condition	Min	Max	Unit	nemarks
START condition detection	thd;sta	SCL, SDA		2 tмськ — 20		ns	No START condition is detected when 1 tmclk is used at reception.
STOP condition detection	tsu;sто	SCL, SDA		2 tmcLk - 20	1	ns	No STOP condition is detected when 1 tmclk is used at reception.
RESTART condition detection condition	tsu;sta	SCL, SDA	R = 1.7 kΩ,	2 tмськ — 20	ı	ns	No RESTART condition is detected when 1 tmclk is used at reception.
Bus free time	tBUF	SCL, SDA	$C = 50 \text{ pF}^{*1}$	2 tмськ — 20	_	ns	At reception
Data hold time	thd;dat	SCL, SDA		2 tмськ — 20	_	ns	At slave transmission mode
Data setup time	tsu;dat	SCL, SDA		tLow - 3 tMCLK - 20	_	ns	At slave transmission mode
Data hold time	thd;dat	SCL, SDA		0	_	ns	At reception
Data setup time	tsu;dat	SCL, SDA		tмськ — 20	_	ns	At reception
SDA↓ → SCL↑ (with wakeup function in use)	twakeup	SCL, SDA		Oscillation stabilization wait time +2 tmcLK - 20		ns	

^{*1:} R represents the pull-up resistor of the SCL and SDA lines, and C the load capacitor of the SCL and SDA lines.

- *2: See "(2) Source Clock/Machine Clock" for tmclk.
 - m represents the CS[4:3] bits in the I²C clock control register (ICCR0).
 - n represents the CS[2:0] bits in the I²C clock control register (ICCR0).
 - The actual timing of the I²C bus interface is determined by the values of m and n set by the machine clock (tmclk) and the CS[4:0] bits in the ICCR0 register.
 - Standard-mode:

m and n can be set to values in the following range: 0.9 MHz < t_{MCLK} (machine clock) < 16.25 MHz.

The usable frequencies of the machine clock are determined by the settings of m and n as shown below.

```
\begin{array}{ll} (m,\,n) = (1,\,8) & : 0.9 \; \text{MHz} < t_{\text{MCLK}} \leq 1 \; \text{MHz} \\ (m,\,n) = (1,\,22),\,(5,\,4),\,(6,\,4),\,(7,\,4),\,(8,\,4) & : 0.9 \; \text{MHz} < t_{\text{MCLK}} \leq 2 \; \text{MHz} \end{array}
```

(m, n) = (1, 38), (5, 8), (6, 8), (7, 8), (8, 8) : $0.9 \text{ MHz} < t_{MCLK} \le 4 \text{ MHz}$ (m, n) = (1, 98), (5, 22), (6, 22), (7, 22) : $0.9 \text{ MHz} < t_{MCLK} \le 10 \text{ MHz}$

(m, n) = (8, 22) : 0.9 MHz < tmcLK \leq 16.25 MHz

• Fast-mode:

m and n can be set to values in the following range: 3.3 MHz < tmclk (machine clock) < 16.25 MHz. The usable frequencies of the machine clock are determined by the settings of m and n as shown below.

 $\begin{array}{lll} \text{(m, n)} = (1, 8) & \text{: } 3.3 \text{ MHz} < \text{tmclk} \le 4 \text{ MHz} \\ \text{(m, n)} = (1, 22), (5, 4) & \text{: } 3.3 \text{ MHz} < \text{tmclk} \le 8 \text{ MHz} \\ \text{(m, n)} = (1, 38), (6, 4), (7, 4), (8, 4) & \text{: } 3.3 \text{ MHz} < \text{tmclk} \le 10 \text{ MHz} \end{array}$


(m, n) = (5, 8) : 3.3 MHz < tmclk \leq 16.25 MHz


(8) UART/SIO, Serial I/O Timing

 $(Vcc = 5.0 V\pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

Parameter	Symbol	Pin name	Condition	Val	Unit		
raiailletei	Symbol	Fili lialile	Condition	Min	Max		
Serial clock cycle time	tscyc	UCK0		4 t мськ*	_	ns	
$UCK \downarrow \to UO$ time	tslov	UCK0, UO0	Internal clock operation	-190	+190	ns	
Valid UI → UCK ↑	tıvsh	UCK0, UI0	internal clock operation	2 t мськ*	_	ns	
UCK $\uparrow \rightarrow$ valid UI hold time	tsнıх	UCK0, UI0		2 t мськ*	_	ns	
Serial clock "H" pulse width	tshsl	UCK0		4 t мськ*	_	ns	
Serial clock "L" pulse width	t slsh	UCK0		4 t мськ*	_	ns	
$UCK\downarrow \to UO$ time	tsLov	UCK0, UO0	External clock operation		190	ns	
Valid UI → UCK ↑	tıvsн	UCK0, UI0		2 t мськ*	_	ns	
UCK $\uparrow \rightarrow$ valid UI hold time	tsнıх	UCK0, UI0		2 tmclk*	_	ns	

^{*:} See "(2) Source Clock/Machine Clock" for tmclk.





(9) Comparator Timing

194

(Vcc = 2.4 V to 5.5 V, Vss = 0.0 V, Ta = -40° C to $+85^{\circ}$ C)

Parameter	Pin name		Value		Unit	Remarks	
Parameter	Fill Hallie	Min	Тур	Max	Ollit	nemarks	
Voltage range	CMP0_P, CMP0_N	0	_	Vcc - 1.3	٧		
Offset voltage	CMP0_P, CMP0_N	-15	_	+15	mV		
Delay time	CMP0 O	_	650	1200	ns	Overdrive 5 mV	
Delay liffle	CIVIFU_O	_	140	420	ns	Overdrive 50 mV	
Power down delay	CMP0_O	_	_	1200	ns	Power down recovery PD: $1 \rightarrow 0$	
Power up stabilization time	CMP0_O	_	_	1200	ns	Output stabilization time at power up	

(10) BGR for Comparator

(Vcc = 2.4 V to 5.5 V, Vss = 0.0 V, Ta = -40° C to $+85^{\circ}$ C)

Parameter	Symbol		Value		Unit	Remarks	
raiametei	Symbol	Min	Тур	Max	Oilit		
Power up wait time	_	_	_	150	μs	Load: 10 pF	
Output voltage	VBGR	1.1495	1.21	1.2705	V		

(11) TSC

 $(Vcc = 2.4 \text{ V to } 5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ Ta} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol		Value		Unit	Remarks	
Parameter	Symbol	Min	Тур	Max	Unit	Hemarks	
		_	0.14		pF	The resistance select bits in a resistance select register (Sn[2:0]:RSELx)* have been set to "0b000".	
		_	0.09	ı	pF	The resistance select bits in a resistance select register (Sn[2:0]:RSELx)* have been set to "0b001".	
		_	0.06	l	pF	The resistance select bits in a resistance select register (Sn[2:0]:RSELx)* have been set to "0b010".	
	Stch	_	0.05	1	pF	The resistance select bits in a resistance select register (Sn[2:0]:RSELx)* have been set to "0b011".	
Touch sensitivity		_	0.04		pF	The resistance select bits in a resistance select register (Sn[2:0]:RSELx)* have been set to "0b100".	
		_	0.04		pF	The resistance select bits in a resistance select register (Sn[2:0]:RSELx)* have been set to "0b101".	
		_	0.03	_	pF	The resistance select bits in a resistance select register (Sn[2:0]:RSELx)* have been set to "0b110".	
		_	0.03	_	pF	The resistance select bits in a resistance select register (Sn[2:0]:RSELx)* have been set to "0b111".	
Tuning capacitor in AREF and sensor pad	Csi	0	_	15	pF		

^{*: &}quot;n" in Sn[2:0] represents the touch channel number and "x" a number from one to six. For details of the RSELx register, refer to "CHAPTER 26 TOUCH SENSOR CONTROLLER" in the hardware manual of the MB95850K/860K/870K Series

5. A/D Converter

(1) A/D Converter Electrical Characteristics


 $(Vcc = 2.7 \text{ V to } 5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ Ta} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$


			•			· · · · · · · · · · · · · · · · · · ·
Parameter	Symbol	Value				Remarks
Farameter	Syllibol	Min	Тур	Max	Unit	Hemarks
Resolution		_	_	10	bit	
Total error		-3	_	+3	LSB	
Linearity error	_	-2.5	_	+2.5	LSB	
Differential linearity error		-1.9	_	+1.9	LSB	
Zero transition voltage	Vот	Vss - 7.2 LSB	Vss + 0.5 LSB	Vss + 8.2 LSB	٧	
Full-scale transition voltage	VFST	Vcc – 6.2 LSB	Vcc – 1.5 LSB	Vcc + 9.2 LSB	٧	
Compare time	_	3	_	10	μs	2.7 V ≤ Vcc ≤ 5.5 V
Sampling time	_	0.941	_	∞	μs	$2.7 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V},$ with external impedance $< 3.3 \text{ k}\Omega$ and external capacitance = 10 pF
Analog input current	lain	-0.3	_	+0.3	μΑ	
Analog input voltage	Vain	Vss	_	Vcc	V	

(2) Notes on Using A/D Converter

• External impedance of analog input and its sampling time

The A/D converter of has a sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the capacitor of the internal sample and hold circuit is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, considering the relationship between the external impedance and minimum sampling time, either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. In addition, if sufficient sampling time cannot be secured, connect a capacitor of about 0.1 μ F to the analog input pin.





• A/D conversion error

As IVcc – Vssl decreases, the A/D conversion error increases proportionately.



(3) Definitions of A/D Converter Terms

Resolution

It indicates the level of analog variation that can be distinguished by the A/D converter. When the number of bits is 10, analog voltage can be divided into $2^{10} = 1024$.

• Linearity error (unit: LSB)


It indicates how much an actual conversion value deviates from the straight line connecting the zero transition point ("000000000" \leftarrow "0000000001") of a device to the full-scale transition point ("1111111111") \leftarrow "1111111110") of the same device.

• Differential linear error (unit: LSB)


It indicates how much the input voltage required to change the output code by 1 LSB deviates from an ideal value.

• Total error (unit: LSB)

It indicates the difference between an actual value and a theoretical value. The error can be caused by a zero transition error, a full-scale transition errors, a linearity error, a quantum error, or noise.







6. Flash Memory Program/Erase Characteristics

Parameter	Value			Unit	Remarks	
Parameter	Min	Тур	Max	Oilit	nemarks	
Sector erase time (2 Kbyte sector)		0.3*1	1.6*2	s	The time of writing "0x00" prior to erasure is excluded.	
Sector erase time (32 Kbyte sector)		0.6*1	3.1*2	s	The time of writing "0x00" prior to erasure is excluded.	
Byte writing time	_	17	272	μs	System-level overhead is excluded.	
Program/erase cycle	100000		_	cycle		
Power supply voltage at program/erase	2.4	_	5.5	V		
	20*3	_	_		Average T _A = +85°C Number of program/erase cycles: 1000 or below	
Flash memory data retention time	10*3	_	_	year	Average T _A = +85°C Number of program/erase cycles: 1001 to 10000 inclusive	
	5*³				Average T _A = +85°C Number of program/erase cycles: 10001 or above	

^{*1:} Vcc = 5.5 V, $Ta = +25^{\circ}C$, 0 cycle

^{*2:} Vcc = 2.4 V, $T_A = +85^{\circ}\text{C}$, 100000 cycles


^{*3:} These values were converted from the result of a technology reliability assessment. (These values were converted from the result of a high temperature accelerated test using the Arrhenius equation with the average temperature being +85°C.)


■ ORDERING INFORMATION

202


Part number	Package		
MB95F856KPFT-G-SNE2	24-pin plastic TSSOP (FPT-24P-M10)		
MB95F856KPF-G-SNE2	24-pin plastic SOP (FPT-24P-M34)		
MB95F866KPMC-G-SNE2	32-pin plastic LQFP (FPT-32P-M30)		
MB95F876KPMC-G-SNE2	48-pin plastic LQFP (FPT-48P-M49)		
MB95F876KPMC1-G-SNE2	52-pin plastic LQFP (FPT-52P-M02)		


■ PACKAGE DIMENSION







Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/







Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/






Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/






Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)





Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/

For further information please contact:

North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://us.fujitsu.com/micro/

Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 902 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fsk/

Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel: +65-6281-0770 Fax: +65-6281-0220 http://sg.fujitsu.com/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. 30F, Kerry Parkside, 1155 Fang Dian Road, Pudong District, Shanghai 201204, China Tel: +86-21-6146-3688 Fax: +86-21-6146-3660 http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: +852-2377-0226 Fax: +852-2376-3269
http://cn.fujitsu.com/fsp/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department