## 8-bit Proprietary Microcontroller

CMOS

# F<sup>2</sup>MC-8L MB89202 Series

# MB89202/F202/V201


### ■ DESCRIPTION

The MB89202 series is a line of single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions such, timers, a serial interface, an A/D converter and an external interrupt.

### ■ FEATURES

- F<sup>2</sup>MC-8L family CPU core
- Maximum memory space : 64 Kbytes
- Minimum execution time : 0.32  $\mu$ s/12.5 MHz
- Interrupt processing time : 2.88 μs/12.5 MHz
- I/O ports : Max 26 channels
- 21-bit time-base timer
- 8-bit PWM timer
- 8/16-bit capture timer/counter
- 10-bit A/D converter : 8 channels
- UART
- 8-bit serial I/O
- External interrupt 1 : 3 channels
- External interrupt 2 : 8 channels
- Wild Register : 2 bytes

### ■ PACKAGES





(Continued)

- MB89F202 : Flash (at least 10,000 program / erase cycles) with read protection
- Low-power consumption modes (sleep mode, and stop mode)
- SH-DIP-32, SSOP-34 package
- CMOS Technology

### ■ PRODUCT LINEUP

Part number Parameter	MB89202	MB89F202	MB89V201		
Classification	Mask ROM product	Flash memory product (read protection)	Evaluation product (for development)		
ROM size	16 K × 8 bits (internal mask ROM)	16 K $\times$ 8 bits (internal flash)	32K x 8 bits (external EPROM)		
RAM size		$512 \times 8$ bits			
CPU functions	Number of instructions : Instruction bit length : Instruction length : Data bit length : Minimum execution time : Interrupt processing time :	136 8 bits 1 to 3 bytes 1, 8, 16 bits 0.32 μs to 5.1 μs (12.5 MHz) 2.88 μs to 46.1 μs (12.5 MHz	)		
Ports		e I/O ports (CMOS) :26 (also ports are also an N-ch open-dr			
21-bit time-base timer	21-bit Interrupt cycle : 0.6	6 ms, 2.64 ms, 21 ms, or 335.	5 ms with 12.5 MHz main clock		
Watchdog timer	Reset generation cycle: 335.5 ms minimum with 12.5 MHz main clock				
8-bit PWM timer	<ul> <li>8-bit interval timer operation (square output capable, operating clock cycle : 0.32 μs , 2.56 μs, 5.1 μs, 20.5 μs)</li> <li>8-bit resolution PWM operation (conversion cycle : 81.9 μs to 21.47 s : in the selection of internal shift clock of 8/16-bit capture timer)</li> <li>Count clock selectable between 8-bit and 16-bit timer/counter outputs</li> </ul>				
8/16-bit capture, timer/counter	8-bit capture timer/counter × 1 channel + 8-bit timer or 16-bit capture timer/counter × 1 channel Capable of event count operation and square wave output using external clock input with 8-bit timer 0 or 16-bit counter				
UART		Transfer data length : 6/7/8	bits		
8-bit Serial I/O	8 bits LSB first/MSB first selectable One clock selectable from four operation clocks (one external shift clock, three internal shift clocks : 0.8 μs, 6.4 μs, 25.6 μs)				
12-bit PPG timer	Output frequency : Pulse width and cycle selectable				
External interrupt 1 (wake-up function)	3 channels (Interrupt vector, request flag, request output enabled) Edge selectable (Rising edge, falling edge, or both edges) Also available for resetting stop/sleep mode (Edge detectable even in stop mode)				
External interrupt 2 (wake-up function)	1 channel with 8 inputs (Independent L-level interrupt and input enable) Also available for resetting stop/sleep mode (Level detectable even in stop mode)				

(Continued)

Part number Parameter	MB89202	MB89F202	MB89V201		
10-bit A/D converter	10-bit precision $\times$ 8 channels A/D conversion function (Conversion time : 12.16 µs/12.5 MHz) Continuous activation by 8/16-bit timer/counter output or time-base timer counte				
Wild Register		8-bit $\times$ 2			
Standby mode		Sleep mode, and Stop mod	e		
Overhead time from reset to the first instruction execution	Power-on reset : Oscillation stabillization wait <sup>*1</sup> External reset : a few μs Software reset : a few μs	Power-on reset : Voltage regulator and oscillation stabillization wait (31.5 ms/12.5 MHz) External reset : Oscillation stabillization wait (21.0 ms/12.5 MHz) Software reset : a few μs	Power-on reset : Oscillation stabillization wait (21.0 ms / 12.5 MHz) External reset : Oscillation stabillization wait (21.0 ms / 12.5 MHz) Software reset : a few μs		
Power supply voltage*2	2.2 V to 5.5 V	3.5 V to 5.5 V	2.7 V to 5.5 V		

\*1 : Check section "
MASK OPTIONS"

\*2 : The minimum operating voltage varies with the operating frequency, the function, and the connected ICE. (The operating voltage of the A/D converter is assured separately. Check section "■ ELECTRICAL CHARACTER-ISTICS.")

### ■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB89202	MB89F202	MB89V201
DIP-32P-M06	0	0	×
FPT-34P-M03	0	0	×
FPT-64P-M03	×	×	0

 $\bigcirc$  : Available  $\times$  : Not available

### ■ DIFFERENCES AMONG PRODUCTS


### • Memory Size


Before evaluating using the evaluation product, verify its differences from the product that will actually be used.

#### Mask Options

Functions that can be selected as options and how to designate these options vary by the product. Before using options check section "■ MASK OPTIONS".

### ■ PIN ASSIGNMENTS





### ■ PIN DESCRIPTION

Pin	No.	Pin name	Circuit	Function
SH-DIP32*1	SSOP34*2	Fin name	type	Function
8	8	X0	۸	Pins for connecting the crystal for the main clock. To use an external
9	9	X1	A	clock, input the signal to X0 and leave X1 open.
5, 6	5, 6	P60, P61	H/E	General-purpose CMOS input port for MB89F202. General-puspose CMOS I/O port for MB89202/MB89V201.
7	7	RST	С	Reset I/O pin. This pin serves as an N-channel open-drain reset output with pull-up resistor (not available for MB89F202) and a reset input as well. The reset is a hysteresis input. It outputs the "L" signal in response to an internal reset request. Also, it initializes the internal circuit upon input of the "L" signal.
28 to 31	30 to 33	P00/INT20/ AN4 to P03/ INT23/AN7	G	General-purpose CMOS I/O ports. These pins also serve as an input (wake-up input) of external interrupt 2 or as an 10-bit A/D converter analog input. The input of external in- terrupt 2 is a hysteresis input.
1 to 4	1 to 4	P04/INT24 to P07/INT27	D	General-purpose CMOS I/O ports. These pins also serve as an input (wake-up input) of external interrupt 2. The input of external interrupt 2 is a hysteresis input.
19	20	P30/UCK/ SCK	В	General-purpose CMOS I/O ports. This pin also serves as the clock I/O pin for the UART or 8-bit serial I/O. The resource is a hysteresis input.
18	19	P31/UO/SO	E	General-purpose CMOS I/O ports. This pin also serves as the data output pin for the UART or 8-bit serial I/O.
17	18	P32/UI/SI	В	General-purpose CMOS I/O ports. This pin also serves as the data input pin for the UART or 8-bit serial I/O. The resource is a hysteresis input.
15	15	P33/EC	В	General-purpose CMOS I/O ports. This pin also serves as the external clock input pin for the 8/16-bit cap- ture timer/counter. The resource is a hysteresis input.
14	14	P34/TO/ INT10	В	General-purpose CMOS I/O ports. This pin also serves as the output pin for the 8/16-bit capture timer/ counter or as the input pin for external interrupt 1. The resource is a hysteresis input.
13, 12	13, 12	P35/INT11, P36/INT12	В	General-purpose CMOS I/O ports. These pins also serve as the input pin for external interrupt 1. The re- source is a hysteresis input.
11	11	P37/BZ/ PPG	E	General-purpose CMOS I/O ports. This pin also serves as the buzzer output pin or the 12-bit PPG output.
20	21	P50/PWM	Е	General-purpose CMOS I/O ports. This pin also serves as the 8-bit PWM timer output pin.


(Continued)


Pin	in No. Circuit Function		Function		
SH-DIP32*1	SSOP34*2	1 III Hallio	type		
24 to 27	26 to 29	P40/AN0 to P43/ AN3	F	General-purpose CMOS I/O ports. These pins can also be used as N-channel open-drain ports. These pins also serve as 10-bit A/D converter analog input pins.	
21 to 23	23 to 25	P70 to P72	E	General-purpose CMOS I/O ports.	
32	34	Vcc		Power supply pin	
10	10	Vss		Power (GND) pin	
16	17	С		MB89F202: Capacitance pin for regulating the power supply. Connect an external ceramic capacitor of about 0.1μF. MB89202: This pin is not internally connected. It is unnecessary to connect a capacitor.	
—	16, 22	N.C.		Internally connected pins Be sure to leave it open.	

\*1 : DIP-32P-M06

\*2 : FPT-34P-M03

### ■ I/O CIRCUIT TYPE





### ■ HANDLING DEVICES

#### Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- and high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ ELECTRICAL CHARACTERISTICS" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

#### • Treatment of Unused Input Pins

Leaving unused input terminals open may lead to permanent damage due to malfunction and latchup; pull up or pull down the terminals through the resistors of 2 k $\Omega$  or more.

Make the unused I/O terminal in a state of output and leave it open or if it is in an input state, handle it with the same procedure as the input terminals.

#### • Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

#### • Power Supply Voltage Fluctuations

Although V<sub>cc</sub> power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that V<sub>cc</sub> ripple fluctuations (P-P value) will be less than 10% of the standard V<sub>cc</sub> value at the commercial frequency (50 Hz to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

#### • Precautions when Using an External Clock

When an external clock is used, oscillation stabilization time is required even for power-on reset (optional) and wake-up from stop mode.

#### About the Wild Register Function

No wild register can be debugged on the MB89V201. For the operation check, test the MB89F202 installed on a target system.

#### Program Execution in RAM

When the MB89V201 is used, no program can be executed in RAM.

#### • Note to Noise in the External Reset Pin (RST)

If the reset pulse applied to the external reset pin ( $\overline{RST}$ ) does not meet the specifications, it may cause malfunctions. Use caution so that the reset pulse less than the specifications will not be fed to the external reset pin ( $\overline{RST}$ ).

#### • External pullup for the External Reset Pin (RST) of MB89F202

Internal pullup control for  $\overline{RST}$  pin is not available for MB89F202. To ensure proper external reset control in MB89F202, an external pullup (recommend 100 k $\Omega$ ) for  $\overline{RST}$  pin must be required.

### (Continued)

### Notes on selecting mask option

Please select "With reset output" by the mask option when power-on reset is generated at the power supply ON, and the device is used without inputting external reset.

### PROGRAMMING AND ERASE FLASH MEMORY ON THE MB89F202

### 1. Flash Memory

The flash memory is located between C000H and FFFFH in the CPU memory map and incorporates a flash memory interface circuit that allows read access and program access from the CPU to be performed in the same way as mask ROM. Programming and erasing flash memory is also performed via the flash memory interface circuit by executing instructions in the CPU. This enables the flash memory to be updated in place under the control of the CPU, providing an efficient method of updating program and data.

### 2. Flash Memory Features


- 16 K byte × 8-bit configuration
- Automatic programming algorithm (Embedded Algorithm\*)
- Data polling and toggle bit for detection of program/erase completion
- Detection of program/erase completion via CPU interrupt
- Compatible with JEDEC-standard commands
- No. of program / erase cycles : Minimum 10,000

\* : Embedded Algorithm is a trademark of Advanced Micro Devices.

### 3. Procedure for Programming and Erasing Flash Memory

Programming and reading flash memory cannot be performed at the same time. Accordingly, to program or erase flash memory, the program must first be copied from flash memory to RAM so that programming can be performed without program access from flash memory.

### 4. Flash Memory Control Status Register (FMCS)



### 5. Memory Space

The memory space for the CPU access and for the flash programmer access is listed below.

Memory size	CPU address	Programmer address
16 K bytes	FFFFH to C000H	FFFFH to C000H

#### 6. Flash Programmer Adapter and Recommended Flash Programmers

### Parallel programmer

Part number	Package	Adapter Part number	Programmer Part number *
MB89F202P-SH	DIP-32P-M06	TEF200-89F202-PSH	AF9708, AF9709/B,
MB89F202PFV	FPT-34P-M03	TEF200-89F202-PFV	AF9723 + AF9834

\* : For the programmer and the version of the programmer, contact the Flash Support Group, Inc. Inquiry : Flash Support Group, Inc. : FAX : 81-(53)-428-8377

: E-mail : support@j-fsg.co.jp

Serial programmer (PC programmer)

Part number	Package	Adapter Part number
MB89F202P-SH	DIP-32P-M06	ROM3-DIP32PM06-8L
MB89F202PFV	FPT-34P-M03	ROM3-FPT34PM03-8L

Inquiries :

Adapter

Sunhayato Corp. : FAX : 81-(3)-3971-0535

E-mail: adapter@sunhayato.co.jp

PC programmer software : FUJITSU LIMITED

### 7. Flash Content Protection

Flash content can be read using parallel / serial programmer if the flash content protection mechanism is not activated.

One predefined area of the flash (FFFC<sub>H</sub>) is assigned to be used for preventing the read access of flash content. If the protection code " $01_{H}$ " is written in this address (FFFC<sub>H</sub>), the flash content cannot be read by any parallel/ serial programmer.


Note : The program written into the flash cannot be verified once the flash protection code is written ("01<sub>H</sub>" in FFFC<sub>H</sub>). It is advised to write the flash protection code at last.

### ■ PROGRAMMING TO THE EPROM WITH EVALUATION PRODUCT DEVICE

### 1. EPROM for Use

MBM27C256A (DIP-28)


#### 2. Memory Space.



### 3. Programming to the EPROM

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0000H to 7FFFH.
- (3) Program to 0000H to 7FFFH with the EPROM programmer.


### BLOCK DIAGRAM



### CPU CORE

### 1. Memory Space


The microcontrollers of the MB89202 series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89202 series is structured as illustrated below.




### 2. Registers

The MB89202 series has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided :

Program counter (PC) :	A 16-bit register for indicating instruction storage positions
Accumulator (A) :	A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used.
Temporary accumulator (T) :	A 16-bit register which performs arithmetic operations with the accumulator When the instruction is an 8-bit data processing instruction, the lower byte is used.
Index register (IX) :	A 16-bit register for index modification
Extra pointer (EP) :	A 16-bit pointer for indicating a memory address
Stack pointer (SP) :	A 16-bit register for indicating a stack area
Program status (PS) :	A 16-bit register for storing a register pointer, a condition code



The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

#### Rule for Conversion of Actual Addresses of the General-purpose Register Area RP Lower OP codes "0" "0" "1" R4 R3 R0 b2 "N' "0 "0' "0 "0' R2 R1 b1 b0 ¥ ¥ ¥ ¥ ¥ ŧ ¥ ¥ A15 A14 A13 A12 A11 A10 A9 A8 Α7 A6 A5 Α4 A3 A2 A1 A0 Generated addresses

The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

- H-flag: Set to "1" when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared to "0" otherwise. This flag is for decimal adjustment instructions.
- I-flag : Interrupt is enabled when this flag is set to "1". Interrupt is disabled when the flag is cleared to "0". Cleared to "0" at the reset.
- IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	High-low
0	0	1	High
0	1		<b>f</b>
1	0	2	r
1	1	3	Low = no interrupt

N-flag: Set to "1" if the MSB becomes to "1" as the result of an arithmetic operation. Cleared to "0" when the bit is cleared to "0".


Z-flag: Set to "1" when an arithmetic operation results in 0. Cleared to "0" otherwise.

- V-flag: Set to "1" if the complement on 2 overflows as a result of an arithmetic operation. Cleared to "0" if the overflow does not occur.
- C-flag: Set to "1" when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to "0" otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided :

General-purpose registers : An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 16 banks can be used on the MB89202 series. The bank currently in use is indicated by the register bank pointer (RP).



### ■ I/O MAP

Address	Register name	Register description	Read/write	Initial value
0000н	PDR0	Port 0 data register	R/W	$\times \times \times \times \times \times \times \times$
0001н	DDR0	Port 0 data direction register	W	00000000
0002н to 00006н		Reserved		
0007н	SYCC	System clock control register	R/W	1 MM1 0 0
0008н	STBC	Standby control register	R/W	00010
0009н	WDTC	Watchdog timer control register	R/W	0 X X X X
000Ан	TBTC	Time-base timer control register	R/W	00000
000Вн		Reserved		
000Сн	PDR3	Port 3 data register	R/W	$\times \times \times \times \times \times \times \times$
000Dн	DDR3	Port 3 data direction register	W	00000000
000Eн	RSFR	Reset flag register	R	X X X X
000Fн	PDR4	Port 4 data register	R/W	X X X X
0010н	DDR4	Port 4 data direction register	R/W	0 0 0 0
0011н	OUT4	Port 4 output format register	R/W	0 0 0 0
0012н	PDR5	Port 5 data register	R/W	X
0013н	DDR5	Port 5 data direction register	R/W	0
0014н	RCR21	12-bit PPG control register 1	R/W	00000000
0015н	RCR22	12-bit PPG control register 2	R/W	0 0 0 0 0 0
0016н	RCR23	12-bit PPG control register 3	R/W	0 - 0 0 0 0 0 0
0017н	RCR24	12-bit PPG control register 4	R/W	0 0 0 0 0 0
0018н	BZCR	Buzzer register	R/W	0 0 0
0019н	TCCR	Capture control register	R/W	00000000
001Ан	TCR1	Timer 1 control register	R/W	000-0000
001Вн	TCR0	Timer 0 control register	R/W	00000000
001Сн	TDR1	Timer 1 data register	R/W	$\times \times \times \times \times \times \times \times$
001Dн	TDR0	Timer 0 data register	R/W	$\times \times \times \times \times \times \times \times$
001Eн	ТСРН	Capture data register H	R	$\times \times \times \times \times \times \times \times \times$
001Fн	TCPL	Capture data register L	R	$\times \times \times \times \times \times \times \times$
0020н	TCR2	Timer output control register	R/W	0 0
0021н	Reserved			
0022н	CNTR	PWM control register	R/W	0 - 0 0 0 0 0 0
0023н	COMR	PWM compare register	W	$\times \times \times \times \times \times \times \times \times$
0024н	EIC1	External interrupt 1 Control register 1	R/W	00000000

Address	Register name	Register description	Read/write	Initial value		
0025н	EIC2	External interrupt 1 Control register 2	R/W	0 0 0 0		
0026н		Reserved				
0027н		Reserved				
0028н	SMC	Serial mode control register	R/W	0 0 0 0 0 - 0 0		
0029н	SRC	Serial rate control register	R/W	0 1 1 0 0 0		
002Ан	SSD	Serial status and data register	R/W	00100-1X		
002Bн	SIDR	Serial input data register	R	$\times \times \times \times \times \times \times \times$		
UUZDH	SODR	Serial output data register	W	$\times \times \times \times \times \times \times \times$		
002Сн	UPC	Clock division selection register	R/W	0 0 1 0		
002Dн to 002Fн		Reserved				
0030н	ADC1	A/D converter control register 1	R/W	- 0000000		
0031н	ADC2	A/D converter control register 2	R/W	- 0000001		
0032н	ADDH	A/D converter data register H	R	X X		
0033н	ADDL	A/D converter data register L	R	$\times \times \times \times \times \times \times \times$		
0034н	ADEN	A/D enable register	R/W	00000000		
0035н		Reserved				
0036н	EIE2	External interrupt 2 control register1	R/W	00000000		
0037н	EIF2	External interrupt 2 control register2	R/W	0		
0038н		Reserved				
0039н	SMR	Serial mode register	R/W	00000000		
003Ан	SDR	Serial data register	R/W	$\times \times \times \times \times \times \times \times$		
003Вн	SSEL	Serial function switching register	R/W	0		
003Cн to 003Fн		Reserved				
0040н	WRARH0	Upper-address setting register	R/W	$\times \times \times \times \times \times \times \times$		
0041н	WRARL0	Lower-address setting register	R/W	$\times \times \times \times \times \times \times \times$		
0042н	WRDR0	Data setting register 0	R/W	$\times \times \times \times \times \times \times \times$		
0043н	WRARH1	Upper-address setting register	R/W	$\times \times \times \times \times \times \times \times$		
0044н	WRARL1	Lower-address setting register	R/W	$\times \times \times \times \times \times \times \times$		
0045н	WRDR1	Data setting register 1	R/W	$\times \times \times \times \times \times \times \times$		
0046н	WREN	Address comparison EN register	R/W	X X X X X X 0 0		
0047н	WROR	Wild-register data test register	R/W	0 0		
0048н to 005Fн		Reserved				

Address	Register name	Register description	Read/write	Initial value
0060н	PDR6	Port 6 data register	R/W	X X
0061н	DDR6	Port 6 data direction register*	R/W	0 0
0062н	PUL6	Port 6 pull-up setting register	R/W	0 0
0063н	PDR7	Port 7 data register	R/W	X X X
0064н	DDR7	Port 7 data direction register	R/W	0 0 0
0065н	PUL7	Port 7 pull-up setting register	R/W	0 0 0
0066н to 006Fн		Reserved		
0070н	PUL0	Port-0 pull-up setting register	R/W	00000000
0071н	PUL3	Port-3 pull-up setting register	R/W	00000000
0072н	PUL5	Port-5 pull-up setting register	R/W	0
0073н to 0078н		Reserved		
0079н	FMCS	Flash memory control status register	R/W	0 0 0 X
007Ан		Reserved		
007Вн	ILR1	Interrupt level setting register1	W	1 1 1 1 1 1 1 1
007Сн	ILR2	Interrupt level setting register2	W	1 1 1 1 1 1 1 1
007Dн	ILR3	Interrupt level setting register3	W	1 1 1 1 1 1 1 1
007Eн	ILR4	Interrupt level setting register4	W	1 1 1 1 1 1 1 1
007Fн	ITR	Interrupt test register	Not available	0 0

(Continued)

- : Unused, X : Undefined, M : Set using the mask option

\* : No used in MB89F202

Note : Do not use prohibited areas.

### ■ ELECTRICAL CHARACTERISTICS

### 1. Absolute Maximum Ratings

Parameter	Symbol	Rat	ting	Unit	Remarks
Faranielei	Symbol	Min	Max	Unit	Kennarks
Power supply voltage*	Vcc	Vss - 0.3	Vss + 6.0	V	
Input voltage*	Vı	Vss - 0.3	Vcc + 0.3	V	
Output voltage*	Vo	Vss - 0.3	Vcc + 6.0	V	
"L" level maximum output current	lol		15	mA	
"L" level average output current	IOLAV1		4	mA	Average value (operating current × operating rate) Pins excluding P40 to P43, P70 to P72
	Iolav2		12	mA	Average value (operating current × operating rate) Pins P40 to P43, P70 to P72
"L" level total maximum output current	ΣΙοι		100	mA	
"H" level maximum output current	Іон		-10	mA	Pins excluding P60, P61
"H" level average output current	ЮНАУ		-4	mA	Average value (operating current × operating rate)
"H" level total maximum output current	ΣІон		-50	mA	
Power consumption	Pd		200	mW	
Operating temperature	Та	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	


\* : This parameter is based on  $V_{SS} = 0.0 V$ .

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

### 2. Recommended Operating Conditions

(Vss = 0.0V)

Parameter	Symbol	Va	alue	Unit	Remarks
Farameter	Symbol	Min	Max	Onit	Remarks
		2.2	5.5	V	MB89202
Power supply voltage	Vcc	3.5	5.5	V	MB89F202
Power supply vollage	VCC	2.7	5.5	V	MB89V201
		1.5	5.5	V	Retains the RAM state in stop mode
"H" level input voltage	Vін	0.7 Vcc	Vcc + 0.3	V	P00 to P07, P31, P37, P40 to P43, P50, P60, P61, P70 to P72
TT level input voltage	Vins	0.8 Vcc	Vcc + 0.3	V	RST, EC, INT20 to INT27, UCK/SCK, INT10 to INT12, P30, P32 to P36, UI/SI
"L" level input voltage	VIL	Vss - 0.3	0.3 Vcc	V	P00 to P07, P31, P37, P40 to P43, P50, P60, P61, P70 to P72
	VILS	Vss – 0.3	0.2 Vcc	V	RST, EC, INT20 to INT27, UCK/SCK, INT10 to INT12, P30, P32 to P36, UI/SI
Open-drain output pin application voltage	VD	Vss - 0.3	Vcc + 0.3	V	P40 to P43, RST
Operating temperature	Та	-40	+85	°C	Room temperature is recommended for programming the flash memory on MB89F202



# WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

### 3. DC Characteristics

(Vcc = 5.0 V  $\pm$  10%, Vss = 0.0 V, FcH = 12.5 MHz (External clock) , Ta = -40 °C to +85 °C)

Devenuetor	Sym-	Din nome	Condition		Value	;	11	Demerke
Parameter	bol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
"H" level input	Vін	P00 to P07, P31, P37, P40 to P43, P50, P60, P61, P70 to P72		0.7 Vcc		Vcc + 0.3	V	
voltage	Vihs	P30, P32 to P36, <del>RST</del> UCK/SCK, UI/SI, EC, INT20 to INT27, INT10 to INT12	_	0.8 Vcc	_	Vcc + 0.3	V	
"L" level input	Vil	P00 to P07, P31, P37, P40 to P43, P50, P60, P61, P70 to P72	_	Vss – 0.3		0.3 Vcc	V	
voltage VILS P30, P32 to P36, RST, UCK/SCK, UI/SI, EC, INT20 to INT27, INT10 to INT12		_	Vss – 0.3		0.2 Vcc	V		
Open-drain output pin application voltage	VD	P40 to P43, RST	_	Vss – 0.3		Vcc + 0.3	V	
"H" level output voltage	Vон	P00 to P07, P30 to P37, P40 to P43, P50, P70 to P72	Iон = -4.0 mA	4.0			V	
"L" level output voltage	Vol1	P00 to P07, P30 to P37, P50, RST	IoL = 4.0 mA		_	0.4	V	
ouiput voltage	Vol2	P40 to P43, P70 to P72	IoL = 12.0 mA	_		0.4	V	
Input leakage current	lu	P00 to P07, P30 to P37, P40 to P43, P50 , P60, P61, RST, P70 to P72	0.45 V < VI < Vcc			±5	μΑ	Without pull-up resistor
Pull-up	· RDIII		$V_{I} = 0.0 V$	25	50	50 100		MB89202
resistance		P00 to P07, P30 to P37, P50, P70 to P72					kΩ	MB89F202

Parameter	Sym-		Pin name	Condition		Value	<b>;</b>	Unit	Remarks
Farameter	bol		Fill liallie	Condition	Min	Тур	Max	Unit	
			Normal operation	When A/D		8	12	mA	MB89202
	lcc		mode	converter stops		6	9	mA	MB89F202
	ICC		(External clock,	ed) When A/D converter starts		10	15	mA	MB89202
Devier eventy			highest gear speed)			8	12	mA	MB89F202
Power supply current	_	Vcc Sleep mode	When A/D		4	6	mA	MB89202	
	Iccs		(External clock, highest gear speed)	converter stops		3	5	mA	MB89F202
	_		Stop mode	When A/D		—	1	μA	MB89202
Iссн Ta = +25 °С (External clock)	converter stops			10	μΑ	MB89F202			
Input capacitance	CIN	Othe	er than C, Vcc, Vss			10		pF	


### 4. AC Characteristics

### (1) Reset Timing

 $(V_{ss} = 0.0 \text{ V}, \text{ Ta} = -40 \degree \text{C} \text{ to } +85 \degree \text{C})$ 

Parameter	Symbol	Condition	Valu	le	Unit	Remarks
Farameter	Symbol	Condition	Min	Max	Onit	Nellia KS
RST "L" pulse width	tzlzн		45		ns	
Internal reset pulse extension	tirst		48 thcyl*		ns	

\*: they 1 oscillating clock cycle time




Notes: •When the power-on reset option is not on, leave the external reset on until oscillation becomes stable.

- If the reset pulse applied to the external reset pin (RST) does not meet the specifications, it may cause malfunctions. Use caution so that the reset pulse less than the specifications will not be fed to the external reset pin (RST).
- (2) Power-on Reset

(Vss = 0.0 V, Ta =  $-40 \,^{\circ}C$  to  $+85 \,^{\circ}C$ )

Parameter	Symbol	Condition	Val	ue	Unit	Remarks
Falameter	Symbol	Condition	Min	Max	Omt	iteliidi ka
Power supply rising time	tR		—	50	ms	
Power supply cut-off time	toff		1		ms	Due to repeated operations




Note : The supply voltage must be set to the minimum value required for operation within the prescribed default oscillation settling time.

### (3) Clock Timing

 $(V_{ss} = 0.0 \text{ V}, \text{ Ta} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Deveryor	Symbol	Condition	Va	lue	Unit	Domorko
Parameter	Symbol	Condition	Min	Max	Unit	Remarks
Clock frequency	Fсн		1	12.5	MHz	
Clock cycle time	txcyl		80	1000	ns	
Input clock pulse width	twн tw∟		20		ns	
Input clock rising/falling time	tcr tcr		_	10	ns	



#### (4) Instruction Cycle


Parameter	Symbol	Value (typical)	Unit	Remarks
Instruction cycle (minimum execution time)	<b>t</b> INST	4/Fсн, 8/Fсн, 16/Fсн, 64/Fсн	110	$t_{\text{INST}} = 0.32 \mu\text{s}$ when operating at FcH = 12.5 MHz (4/FcH)

### (5) Peripheral Input Timing

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ Ta} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 


Parameter	Symbol	Pin name	Val	lue	Unit	Remarks
Farameter	Symbol	Finitianie	Min	Max	Onit	Itemarks
Peripheral input "H" pulse width	tı∟ıн	INT10 to INT12,	2 <b>t</b> INST*	—	μs	
Peripheral input "L" pulse width	tını∟	INT20 to INT27, EC	2 <b>t</b> INST*	_	μs	

\*: For information on tINST see "(4) Instruction Cycle".



 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ Ta} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 


Parameter	Symbol	Pin name		Value	Unit	Remarks	
			Min	Тур	Max	Unit	itemarks
Peripheral input "H" noise limit	<b>t</b> IHNC	P00 to P07, P30 to	_	45		ns	
Peripheral input "L" noise limit	tilnc	P37, P40 to P43, P50,P60,P61, P70 to P72, <u>RST,</u> EC, INT20 to INT27, INT10 to INT12		45		ns	



### (6) UART, Serial I/O Timing

Deremeter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Parameter	Symbol	Fin name	Condition	Min	Max	Unit	Remarks
Serial clock cycle time	tscyc	UCK/SCK		2 <b>t</b> INST*		μs	
UCK/SCK $\downarrow \rightarrow$ SO time	<b>t</b> slov	UCK/SCK, SO	Internal shift clock mode	-200	200	ns	
Valid SI $\rightarrow$ UCK/SCK $\uparrow$	tıvsн	UCK/SCK, SI		1/2 tinst*		μs	
UCK/SCK $\uparrow \rightarrow$ Valid SI hold time	tsнix	UCK/SCK, SI		1/2 tinst*		μs	
Serial clock "H" pulse width	<b>t</b> shsl	UCK/SCK		tinst*		μs	
Serial clock "L" pulse width	<b>t</b> slsh	UCK/SCK	External	tinst*		μs	
UCK/SCK $\downarrow \rightarrow$ SO time	<b>t</b> slov	UCK/SCK, SO	shift clock	0	200	ns	
Valid SI $\rightarrow$ UCK/SCK	<b>t</b> ivsh	UCK/SCK, SI	mode	1/2 tinst*		μs	
UCK/SCK $\uparrow \rightarrow$ Valid SI hold time	tsнix	UCK/SCK, SI		1/2 tINST*	_	μs	

\* : For information on t<sub>inst</sub>, see " (4) Instruction Cycle".



(Vcc = 5.0 V  $\pm$  10%, Vss = 0.0 V, Ta = -40 °C to +85 °C)

### 5. A/D Converter

### (1) A/D Converter Electrical Characteristics

(Vss = 0.0 V, Ta = -40 °C to +85 °C)

Doromotor	Symbol	Value				Remarks
Parameter		Min	Тур	Мах	Unit	Remarks
Resolution				10	bit	
Total error		-5.0		+5.0	LSB	
Linearity error		-3.0		+3.0	LSB	
Differential linearity error		-2.5		+2.5	LSB	
Zero transition voltage	Vот	Vss – 3.5 LSB	Vss + 0.5 LSB	Vss + 4.5 LSB	V	
Full-scale transition voltage	Vfst	Vcc - 6.5 LSB	Vcc – 1.5 LSB	Vcc + 2.0 LSB	V	
A/D mode conversion time				38 tinst*	μs	
Analog port input current	IAIN			10	μΑ	
Analog input voltage range		0		Vcc	V	
Power supply voltage for A/D accuracy assurance	Vcc	4.5		5.5	V	

\*: For information on tinst, see " (4) Instruction Cycle" in "4. AC Characteristics."

### (2) A/D Converter Glossary


Resolution
 Analog change


Analog changes that are identifiable with the A/D converter

When the number of bits is 10, analog voltage can be divided into  $2^{10} = 1024$ .

- Linearity error (unit : LSB) The deviation of the straight line connecting the zero transition point ("00 0000 0000" ↔ "00 0000 0001") with the full-scale transition point ("11 1111 1111" ↔ "11 1111 1110") from actual conversion characteristics
- Differential linearity error (unit : LSB) The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value
   Total error (unit = LCB)
- Total error (unit : LSB)

The difference between theoretical and actual conversion values







#### (3) Notes on Using A/D Converter

#### • About the external impedance of analog input and its sampling time

• A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision.



• To satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value.



• If the sampling time cannot be sufficient, connect a capacitor of about 0.1  $\mu$ F to the analog input pin.

#### About errors

As  $|V_{CC} - AV_{SS}|$  becomes smaller, values of relative errors grow larger.

### 6. MB89F202 Flash Memory Program / Erase Characteristics

Parameter	Value			Unit	Remarks	
Falanetei	Min	Тур	Мах	Unit	Neillai NS	
Chip erase time (16 KB)	—	0.5 <sup>*1</sup>	7.5 <sup>*2</sup>	S	Excludes programming prior to erasure	
Byte programming time		32	3600	μs	Excludes system-level overhead	
Program / Erase cycle	10,000	_		cycle		


\*1: Ta =  $+25 \circ$ C, Vcc = 3.0 V, 10,000 cycles

\*2: Ta = +85 °C, Vcc = 2.7 V, 10,000 cycles

### ■ EXAMPLE CHARACTERISTICS


### 1. Power supply current


• MB89202/F202 : 4 MHz (when external clock are used)



MB89202 MB89F202 Normal operation mode Normal operation mode (Icc1 - Vcc, Icc2 - Vcc)(Icc1 - Vcc, Icc2 - Vcc)(FCH = 8 MHz, Ta = +25 °C) (Fсн = 8 MHz, Ta = +25 °С) 8.0 5.0 4.0 6.0 Icc1 lcc1 Icc (mA) (gear: 4 divide) (gear: 4 divide)lcc (mA) 2.0 Icc2 2.0 (gear : 64 divide) Icc2 1.0 (gear: 64 divide) 0.0 0.0 4 Vcc (V) 5 2 1 2 3 4 6 1 3 6 7 5 7 Vcc (V) MB89202 MB89F202 Sleep mode Sleep mode (Iccs1 – Vcc, Iccs2 – Vcc) (Iccs1 – Vcc, Iccs2 – Vcc) (FCH = 8 MHz, Ta = +25 °C) (FCH = 8 MHz, Ta = +25 °C) 2.5 2.0 2.0 1.5 Iccs1 (gear : 4 divide) lccs1 (gear : 4 divide) 1.5 Iccs (mA) Iccs (mA) 1.0 1.0 0.5 0.5 Iccs2 (gear: 64 divide) lccs2 (gear: 64 divide) 0.0 0.0 4 2 3 5 6 7 4 Vcc (V) 5 1 1 2 3 6 7 Vcc (V)


• MB89202/F202 : 12.5 MHz (when external clock is used)






• MB89202/F202 : 12.5 MHz (when external clock is used)

### 2. "L" level output voltage



### 3. "H" level output voltage



### ■ MASK OPTIONS

	Part number	MB89202	MB89F202	MB89V201
No.	Specifying procedure	cifying procedure Specify when ordering Specify by part n		oart number
1	Selection of initial value of main clock oscillation settling time* (with $F_{CH} = 12.5 \text{ MHz}$ ) 01 : $2^{14}/F_{CH}$ (Approx.1.31 ms) 10 : $2^{17}/F_{CH}$ (Approx.10.5 ms) 11 : $2^{18}/F_{CH}$ (Approx.21.0 ms)	Selectable	Fixed to 2 <sup>18</sup> /F <sub>CH</sub>	Fixed to 2 <sup>18</sup> /F <sub>CH</sub>
2	Reset pin output With reset output Without reset output	Selectable	With reset output	With reset output
3	Power on reset selection With power on reset Without power on reset	Selectable	With power on reset	With power on reset

FCH : Main clock oscillation frequency

\*: Initial value to which the oscillation settling time bit (SYCC: WT1, WT0) in the system clock control register is set

Note


• Notes on selecting mask option

Please select "With reset output" by the mask option when power-on reset is generated at the power supply ON, and the device is used without inputting external reset.


### ORDERING INFORMATION

Part number	Package	Remarks
MB89202P-SH	32-pin plastic SH-DIP (DIP-32P-M06)	
MB89F202P-SH		
MB89202PFV	24 pip plastic SSOD (EPT 24D M02)	
MB89F202PFV	34-pin plastic SSOP (FPT-34P-M03)	
MB89V201PFV	64-pin plastic LQFP (FPT-64P-M03)	

### PACKAGE DIMENSIONS



(Continued)



### FUJITSU LIMITED

#### All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

#### F0503 © 2005 FUJITSU LIMITED Printed in Japan