

# 600 V High Voltage High and Low Side Gate Driver

# **BS2103F**

# Contents

1. Product summary	2
1.1 Applications	2
1.2 Series line-up	2
1.3 Functions and features	2
1.4 Block diagram	2
2. Specifications	
2.1 Details of absolute maximum rating	
2.2 Protection function and operation sequence	4
2.2.1 Under voltage lock out (UVLO) circuit for control supply voltage	4
2.3 Package	5
2.3.1 Outer dimensions drawing	5
2.3.2 Terminal configuration	6
3. Applications	7
3.1 Example of practical application circuit (IGBT output stage)	7
3.2 Selection method of application components (refer to Figure 3.1.1)	8
3.2.1 Bootstrap circuit (VB terminal)	8
3.2.2 Design method for output gate resistance	
3.2.3 VCC terminal (Vcc)	16
3.2.4 Power supply for external power element	16
3.2.5 Control input terminal (HIN, LIN)	17
3.2.6 COM terminal	17
3.2.7 Shunt resistor	
3.3 Notes for PCB pattern designing including the power elements	19
3.4 Snubber capacitor connection	
3.5 Application example: vacuum cleaner 30 A	21
3.5.1 Circuit diagram	21
3.5.2 BOM	

# 1. Product summary

## 1.1 Applications

■ Application for driving N-channel MOSFET and IGBT

## 1.2 Series line-up

Table 1.2.1 Line-up

Series	Model	Absolute maximum rating	VCC recommended operating range	Output stage capacity (min) (source/sink)	Protection function	Dead time (typ)	Package
6 ch (3 arms)	BS2130F-G	625V/25V	11.5-20V	120mA/250mA	UVLO, OCP	300ns	SOP-28
2  ob  (1  orm)	BS2101F	620V/20V	10-18V	60mA/130mA	UVLO	-	SOP-8
	BS2103F	620V/20V	10-18V	60mA/130mA	UVLO	160ns	SOP-8

## 1.3 Functions and features

- Floating terminal withstanding voltage: Up to 600 V
- Gate driver voltage range: 10 V to 18 V
- SOI (silicon on insulator) process is employed
- Under voltage lock out (UVLO) circuit is installed for the supply voltage on the upper drive (voltage between the VB and VS terminals) and the supply voltage on the lower drive (voltage between the VCC and COM terminals)
- Logic voltage of 3.3 V or 5.0 V can be input
- Output common-mode for input signal

# 1.4 Block diagram



# 2. Specifications

# 2.1 Details of absolute maximum rating

Table 2.1.1 provides details of the absolute maximum ratings.

Table 2.1.1 Absolute maximum rating	(Unless specified otherwise,	Ta = 25°C and COM is set to	the reference at 0 V.)
	( ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) )		

Item	Symbol	Rating (Min)	Rating (Max)	Unit	Description
High side offset voltage	Vs	V <sub>B</sub> -20	V <sub>B</sub> +0.3	V	Maximum voltage between the VB and VS terminals
High side floating supply voltage	VB	-0.3	+620V	V	Maximum voltage between the VB and COM terminals
High side floating output voltage HO	V <sub>HO</sub>	Vs-0.3	V <sub>B</sub> +0.3	V	Maximum voltage for the HO terminal
Low side and logic fixed supply voltage(VCC vs. COM)	Vcc	-0.3	+20	V	Maximum voltage that can be applied between the VCC and COM terminals
Low side output voltage LO (LO vs COM)	Vlo	-0.3	Vcc+0.3	V	Maximum voltage between the COM and LO terminals
Logic input voltage(HIN, LIN)	Vin	-0.3	Vcc+0.3	V	Input voltage of the logic signal
Logic ground	Com	V <sub>cc</sub> -20	V <sub>CC</sub> +0.3	V	Maximum voltage for the COM terminal
Allowable offset voltage SLEW RATE	dVs/dt	_	50	V/ns	Maximum slew rate for the VS terminal
Junction temperature	Tjmax	_	150	°C	Maximum allowable junction temperature of the chip
Storage temperature	Tstg	-55	+150	°C	LSI storage temperature

#### 2.2 Protection function and operation sequence

2.2.1 Under voltage lock out (UVLO) circuit for control supply voltage

Reduction in the control supply voltage (voltage between the VB and VS terminals or between the VCC and COM terminals) decreases the "High" voltage of the HO and LO terminals that is the gate driving voltage for external power elements. As a result, the gate voltage of the external power elements is reduced, causing problems such as insufficient capacity. Therefore, keep the supply voltage within the recommended range. When the control supply voltage is reduced below a specified voltage, the under voltage lock out (UVLO) circuit for the control supply voltage is activated.

The UVLO circuits are installed for both the upper driving supply voltage on the VB terminal (voltage between the VB and VS terminals) and for the lower control supply voltage V<sub>CC</sub> (voltage between the VCC and COM terminals).

Operation sequence of under voltage lock out (UVLO) circuit for the control supply voltage input V<sub>CC</sub>

a. The protection is activated when Vcc is reduced to Vccuv-.

b. The LO terminal on the lower phase changes to "Low" (power elements are turned OFF), and the HO terminal on the upper phase changes to "Low".

c. When V<sub>CC</sub> returns to V<sub>CCUV+</sub>, the protection is released.

d. When the protection is released, an output logic is output according to the input signal.



Figure 2.2.1 Timing chart of Vcc UVLO

Operation sequence of under voltage lock out (UVLO) circuit for the VB control supply voltage

a. The protection is activated when V<sub>BS</sub> (voltage between the VB and VS terminals) is reduced to V<sub>BSUV-</sub>.

- b. The HO terminal on the upper phase changes to "Low" (power elements are turned OFF).
- c. When  $V_{BS}$  returns to  $V_{BSUV+}$ , the protection is released.
- d. Even when the protection is released, a "High" output logic is not output until a rising edge of the input signal arrives.
- e. After the protection is released, a "High" output logic is output when a rising edge of the input signal arrives.



# 2.3 Package

The SOP8 package is employed.

# 2.3.1 Outer dimensions drawing



#### 2.3.2 Terminal configuration

#### Table 2.3.1 Terminal descriptions

Pin No.	Symbol	Function
1	LIN	Logic input for low side gate driver output
2	HIN	Logic input for high side gate driver output
3	VCC	Low side supply voltage
4	СОМ	Low side return
5	LO	Low side gate drive output
6	VS	High side floating supply return
7	НО	High side gate drive output
8	VB	High side floating supply

# 3. Applications

3.1 Example of practical application circuit (IGBT output stage)

In this example of an application circuit, a three-phase inverter is configured.

The circuit design also considers external components for handling phenomena (or problems) that occur in the actual equipment. Since some of the components included may be unnecessary in the actual equipment, an evaluation should be performed using a finalized actual set to optimize the circuit design.

Vcc



• When the wiring of C is too long, the output may be short-circuited.

#### 3.2 Selection method of application components (refer to Figure 3.1.1)

#### 3.2.1 Bootstrap circuit (VB terminal)

By creating a floating power supply with a bootstrap circuit, you can obtain the four independent power supplies that are normally necessary for driving an inverter (power supplies for driving the upper power elements in three phases and for driving the lower power elements) from a single  $V_{CC}$  power supply.

Installing an external bootstrap capacitor ( $C_{BS}$ ) allows you to configure a bootstrap circuit (Figure 3.2.1).  $C_{BS}$  functions as a power supply, providing the upper power element driving current and the upper gate drive supply current. Electric charges consumed for driving the circuit are charged into  $C_{BS}$  from the V<sub>CC</sub> power supply through the BSD, when the potential of the VS terminal (external output terminal for each phase) is reduced to near the ground level. Depending on the driving methods, the capacitance value of  $C_{BS}$ , or other factors, the electric charge may not be charged adequately, reducing the C<sub>BS</sub> potential. This can lead to deterioration of losses in the power elements, heating, or activation of the UVLO. Therefore, the circuit constants such as the capacitance value of  $C_{BS}$  should be determined based on a detailed evaluation on the actual equipment.



Figure 3.2.1 Bootstrap circuit (with IGBT power element, simplified single phase)

#### Initial charge

When you use a bootstrap circuit, it is necessary to charge  $C_{BS}$  in advance before starting the circuit. Normally,  $C_{BS}$  is charged by turning ON all phases of the lower power element. When a motor load is connected, the charging may be performed via the motor winding by turning on only one phase. However, it should be noted that the charging efficiency is reduced due to the resistance in the motor winding and wiring.

The initial charge can be performed using two methods: single pulse method (Figure 3.2.2) and multiple ON pulses method when there is a limitation such as the supply capacity of the 15 V control power supply (Figure 3.2.3). The time required for the initial charge depends on the capacitance of  $C_{BS}$  and the resistance for the current limit. Therefore, you should secure an adequate charge time according to the capacitance value of  $C_{BS}$ , based on a detailed evaluation on the actual equipment.







Figure 3.2.3 Initial charge sequence with multiple pulses

#### Design method of bootstrap capacitor CBS

For capacitors to be used in bootstrap circuits, we recommend ceramic capacitors with low ESR in order to reduce a ripple voltage. When the capacitance of a ceramic capacitor is insufficient, connect an electrolytic capacitor in parallel to the ceramic capacitor.

The size of the bootstrap capacitor is determined by the value of the voltage drop and the total amount of supplied charges. The minimum voltage drop  $\Delta V_{BS}$  that can turn ON power devices on the high side is determined by the following equation.

$$\Delta V_{BS} = V_{CC} - V_F - V_{GEMIN} - V_{OL} - V_{RS} \qquad (3.2.1)$$

Vcc: Supply voltage for the gate driver

VF: Forward voltage drop in the bootstrap diode

 $V_{\mbox{\scriptsize GEMIN}}$  . Minimum voltage between the gate and source that can keep the upper side power elements ON

 $V_{\text{OL}}$ : ON voltage for the lower side power elements

 $V_{\text{RS}}$ : Voltage between the current detection resistances

In addition, total charge amount  $Q_{\text{Total}}$  is determined by the following equation.

$$Q_{Total} = Q_G + \left(I_{LKGS} + I_{LK} + I_{LKDIO} + I_{QBS}\right) \times T_{HON}$$
(3.2.2)

 $\label{eq:QG} \begin{array}{l} Q_G: \mbox{ Gate charge required to turn ON the power element} \\ I_{LKGE}: \mbox{ Leakage current between the gate and emitter of the power element} \\ I_{LK}: \mbox{ Leakage current in the level shift circuit of the gate driver IC} \\ I_{LKDIO}: \mbox{ Leakage current in the bootstrap diode} \\ I_{QBS}: \mbox{ Supply current in the high side of the gate driver IC} \\ T_{HON}: \mbox{ ON time for the high side} \end{array}$ 

Accordingly, set the capacitance value of the bootstrap capacitor so that the following equation is satisfied.

$$C_{BS} \ge \frac{Q_{Total}}{\Delta V_{BS}} \tag{3.2.3}$$

#### Numerical example

Use an RFN1L6S fast recovery diode (V<sub>R</sub> = 600 V, I<sub>O</sub> = 0.8 A) as the bootstrap diode and an IGBT RGT8BM65D (V<sub>CES</sub> = 650 V, I<sub>C(100°C)</sub> = 4 A) as the power element. Set shunt resistance RS to 0.15 $\Omega$ .

 $V_F = 1.15 V$  (typ) [when  $I_F = 0.8 A$ ] (from the electrical characteristics in the RFN1L6S data sheet)

 $V_{GEMIN} = 9.7 V$  (typ) [ $V_{GE}$  when I<sub>C</sub> = 4.0 A] (from the electrical characteristics curve in the RGT8BM65D data sheet)

 $V_{OL}$  = 1.65 V (typ) [ $V_{CE(sat)}$  when I<sub>C</sub> = 4.0 A] (from the electrical characteristics in the RGT8BM65D data sheet)

 $V_{RS} = I_C \cdot R_S = 4.0 \text{ A} \cdot 0.15\Omega \text{ (typ)} = 0.6 \text{ V (typ)}$ 

When these values are substituted in Equation (3.2.1),

 $\Delta V_{BS}$  = 15 V (typ) - 1.15 V (typ) - 9.7 V (typ) - 1.65 V (typ) - 0.6 V (typ) = 1.9 V (typ) is obtained.

 $Q_G$  = 13.5 nC (typ) [when I<sub>C</sub> = 4.0 A] (from the electrical characteristics in the RGT8BM65D data sheet)

 $I_{LKGE}$  = 200 nA (max) (from the electrical characteristics in the RGT8BM65D data sheet)

 $I_{lk}$  = 50  $\mu A$  (max) (from the electrical characteristics in the BS2103F data sheet)

 $I_{LKDIO}$  = 1  $\mu$ A (max) (from the electrical characteristics in the RFN1L6S data sheet)

I\_QBS = 150 µA (max) (from the electrical characteristics in the BS2103F data sheet)

 $T_{HON}$  = 100 µs (typ) (when the PWM frequency is 10 kHz and the ON time of the upper side power element is the maximum of the PWM period)

When these values are substituted in Equation (3.2.2),

 $Q_{Total}=13.5nC(typ) + {200nA(max) + 50\mu A(max) + 1\mu A(max) + 150\mu A(max)} \cdot 100\mu s(typ)$ 

=13.5nC(typ) + 20.1 nC = 33.6nC

is obtained. When the values of  $\Delta V_{BS}$  and  $Q_{Total}$  are substituted in Equation (3.2.3),

$$C_{BS} \ge \frac{33.6nC}{1.9V} = 17.7nF$$

is obtained.

C<sub>BS</sub> should be determined so that a sufficient margin is provided, considering variation in supply voltage, variation in the electrical characteristics of the elements, the temperature characteristics, and other factors.

Meanwhile, since the UVLO (8.2 V (typ)) is installed between VB and VS,  $C_{BS}$  should also be set so that the voltage between VB and VS remains higher than the voltage that will activate the UVLO by  $\Delta V_{BS}$ .

In addition, if a countermeasure against surge is necessary, place a zener diode (18.5 V to 19.5 V) for surge absorption immediately next to the terminal.





#### Resistance for current limit

Connect a resistance for the current limit in series to each bootstrap diode (BSD). Determine a resistor value so that a current value is obtained that does not exceed the average rectified current of the maximum rating for the BSD to be used. In addition, de-rating should be achieved with the current value.

Note the consumption power with this resistance and select a product that does not exceed the rated power of the resistance.

#### Bootstrap diode (BSD)

The DC reverse voltage ( $V_R$ ) of the absolute maximum rating for the BSD should be higher than the power supply (P point) voltage of the power element.

To minimize the amount of charges that return to the VCC terminal power supply from the bootstrap capacitor, it is recommended to use a fast recovery diode that has a short reverse recovery time (trr).

#### 3.2.2 Design method for output gate resistance

With an output gate resistance, you can set the switching time  $t_{SW}$  or the variation rate of the output voltage dVs/dt (the slew rate of the output voltage).

For the gate resistance setting, consider the switching time or the variation rate of the output voltage that is required for the set, and determine the gate resistance that provides such characteristics.

Value of the gate resistance at turn-on

(1) Method for calculating the gate resistance from the switching time  $t_{\mbox{\scriptsize SW}}$ 

The switching time tsw is defined as the time shown in Figure 3.2.5.

• The current that flows through the gate of the power device is described by the following equation.

$$I_g = \frac{Q_{ge} + Q_{gc}}{t_{SW}} \tag{3.2.4}$$

• The gate resistance at turn-on is described by the following equation.

$$R_{TOTAL(on)} = R_{pon} + R_{G(on)} = \frac{V_{BS} - V_{ge(th)}}{I_q}$$
 (3.2.5)

By substituting Equation (3.2.4) into Equation (3.2.5), the gate resistance is determined as follows.

$$R_{G(on)} = \frac{(V_{BS} - V_{ge(th)}) \times t_{SW}}{Q_{ge} + Q_{gc}} - R_{pon} \qquad (3.2.6)$$

tsw: Required switching time

V<sub>BS</sub>: Gate drive voltage in the high side

Vge(th): ON threshold of the power element

Q<sub>ge</sub>: Charge between the gate and emitter of the power element

Q<sub>gc</sub>: Charge between the gate and collector of the power element



Figure 3.2.5. Gate charge transfer characteristics

 $R_{\text{pon}}$ : ON-resistance in the high side of the output stage of the gate driver

#### Numerical example

Use an RFN1L6S fast recovery diode (V<sub>R</sub> = 600 V, I<sub>O</sub> = 0.8 A) as the bootstrap diode and an IGBT RGT8BM65D (V<sub>CES</sub> = 650 V,  $I_{C(100^{\circ}C)} = 4 \text{ A}$ ) as the power element.

t<sub>SW</sub> = 1 µs (with the PWM frequency of 10 kHz, the switching time should be less than 1/100 of the PWM period)

 $V_{BS} = V_{CC}-V_F = 15V(typ) - 1.15V(typ) = 13.85V(typ)$ 

 $(V_{CC} = 15 V (typ))$  and the value of V<sub>F</sub> is taken from the electrical characteristics in the data sheet for the RFN1L6S diode of the bootstrap circuit)

 $V_{ge(th)} = 9.7 V (typ) [V_{GE} when I_C = 4.0 A]$  (from the electrical characteristics curve in the RGT8BM65D data sheet)

 $Q_{ge}$  = 4.0 nC (typ) (from the electrical characteristics in the RGT8BM65D data sheet)

 $Q_{gc}$  = 5.5 nC (typ) (from the electrical characteristics in the RGT8BM65D data sheet)

 $R_{pon}$  = 55 $\Omega$  (typ) (from the electrical characteristics curve in the BS2103F data sheet)

When these values are substituted in Equation (3.2.6),

$$R_{G(on)} = \frac{(13.85V(typ) - 9.7V(typ)) \times 1\mu s(typ)}{4.0nC + 5.5nC} - 55\Omega(typ) = 437\Omega(typ) - 55\Omega(typ) = 382\Omega(typ)$$

is obtained.

(1) Method for calculating the gate resistance from the variation rate of the output voltage (slew rate of the output stage)

• The value of dVs/dt can be determined from the value of the gate resistance. The slew rate of a power device is determined by the following equation.

$$\frac{dV_S}{dt} = \frac{I_g}{C_{res}} \tag{3.2.7}$$

• The gate resistance at turn-on is described by the following equation.

$$R_{TOTAL(on)} = R_{pon} + R_{G(on)} = \frac{V_{BS} - V_{ge(th)}}{I_g}$$
 (3.2.8)

By substituting Equation (3.2.7) into Equation (3.2.8), the gate resistance  $R_{G(on)}$  is determined as follows.

$$R_{G(on)} = \frac{V_{BS} - V_{ge(th)}}{C_{res} \times \frac{dV_S}{dt}} - R_{pon}$$
(3.2.9)

dVs/dt: Variation rate of the output voltage (slew rate of the output stage)

Cres: Feedback capacitance of the power element

 $V_{\text{BS}}$ : Gate drive voltage in the high side

Vge(th): ON threshold of the power element

Rpon: ON-resistance in the high side of the output stage of the gate driver

#### Numerical example

Use an RFN1L6S fast recovery diode (V<sub>R</sub> = 600 V, I<sub>O</sub> = 0.8 A) as the bootstrap diode and an IGBT RGT8BM65D (V<sub>CES</sub> = 650 V,  $I_{C(100^{\circ}C)} = 4 \text{ A}$ ) as the power element.

dVs/dt = 3.0 V/ns (a value that satisfies the noise and heating requirements based on an empirical rule)

 $C_{res} = 4.5 \text{ pF}$  (from the electrical characteristics in the RGT8BM65D data sheet)

 $V_{BS} = V_{CC}-V_F = 15V(typ) - 1.15V(typ) = 13.85V(typ)$ 

 $(V_{CC} = 15 V (typ))$  and the value of V<sub>F</sub> is taken from the electrical characteristics in the data sheet for the RFN1L6S diode of the bootstrap circuit)

 $V_{ge(th)} = 9.7 V (typ) [V_{GE} when I_{C} = 4.0 A]$  (from the electrical characteristics curve in the RGT8BM65D data sheet) Rpon = 55 $\Omega$  (typ) (from the electrical characteristics curve in the BS2103F data sheet)

When these values are substituted in Equation (3.2.9),

$$R_{G(on)} = \frac{13.85V(typ) - 9.7V(typ)}{4.5pF(typ) \times 3V/ns} - 55\Omega(typ) = 307\Omega(typ) - 55\Omega(typ) = 252\Omega(typ)$$

is obtained.



Figure 3.2.6 Gate driver equivalent circuit

Value of the gate resistance at turn-off

When the power device in either the upper or lower side is turned OFF, turning ON the power device in the other side causes a current (Ig) flowing via  $C_{gc}$  of the power device in the side that is turned OFF. (Figure 3.2.7)



Figure 3.2.7 Rise in the gate voltage of the power device that is turned OFF

At this point, set the value of the gate resistance ( $R_{G(off)}$ ) so that the gate voltage does not exceed the threshold of the power element ( $V_{ge(th)}$ ) and turn ON the element itself.

$$V_{ge(th)} \ge \left(R_{noff} + R_{g(off)}\right) \times I_g + V_F = \left(R_{noff} + R_{g(off)}\right) \times C_{gc} \frac{dV_S}{dt} + V_F$$
(3.2.10)

By transforming the above equation, we obtain the following equation.

$$R_{g(off)} \le \frac{V_{ge(th)} - V_F}{C_g \frac{dV_S}{dt}} - R_{noff}$$
(3.2.11)

dVs/dt: Variation rate of the output voltage (slew rate of the output stage) of the power element in the side that is turned ON

 $C_{gc}$ : Capacitance between the gate and collector ( $C_{gc} = C_{res}$ )

 $V_{\text{ge(th)}}$ : ON threshold of the power element

 $V_{F}$ : Forward voltage drop in the diode that is connected in series to the gate resistance ( $R_{G(off)}$ )

 $R_{\text{noff}}$ : ON-resistance in the low side of the output stage of the gate driver

#### Numerical example

Use an IGBT RGT8BM65D (V<sub>CES</sub> = 650 V,  $I_{C(100^{\circ}C)} = 4 \text{ A}$ ) as a power element and an RB160VAM-40 Schottky barrier diode (V<sub>R</sub> = 40 V, I<sub>0</sub> = 1.0 A) as the diode that is connected in series to the gate resistance (R<sub>G(off)</sub>)  $dV_s/dt = 3.0 \text{ V/ns}$  (from a standard setting for the slew rate of the output stage of the power element that is turned ON)  $C_{gc} = C_{res} = 4.5 \text{ pF}$  (typ) (from the electrical characteristics in the RGT8BM65D data sheet)  $V_{ge(th)} = 6.0 \text{ V}$  (typ) [when IC = 2.8 mA] (from the electrical characteristics in the RGT8BM65D data sheet)

 $V_F = 0.50 V$  (typ) [when  $I_F = 0.7 A$ ] (from the electrical characteristics in the RB160VAM-40 data sheet)  $R_{noff} = 19\Omega$  (typ) (from the electrical characteristics curve in the BS2103F data sheet) When these values are substituted in Equation (3.2.11),

$$R_{g(off)} \leq \frac{6.0V(typ) - 0.5V(typ)}{4.5pF(typ) \times \frac{3.0V}{ns}} - 19\Omega(typ) = 444\Omega(typ) - 19\Omega(typ) = 425\Omega$$

is obtained.  $R_{g(off)}$  is set to a value that is 1/3 to 1/10 of  $R_{g(on)}$  to adjust the slew rate and prevent the power elements in the upper and lower sides from being turned ON simultaneously.

#### 3.2.3 VCC terminal (Vcc)

• To prevent a malfunction or breakdown due to a switching noise or power supply ripple, install electrolytic capacitor C1, which has excellent temperature and frequency characteristics as a bypass capacitor near the terminal. To reduce the power supply impedance over a broad frequency bandwidth, also install ceramic capacitors C2, C3, and C4 (characteristics B or R recommended) with a capacitance of 0.1  $\mu$ F to 0.22  $\mu$ F, which have excellent temperature, frequency, and DC bias characteristics in parallel to the electrolytic capacitor immediately next to the VCC terminal of each gate driver.

• If a countermeasure against surge is necessary, place a zener diode (18.5 V to 19.5 V) with a power loss of approximately 1 W for surge absorption immediately next to the terminal.

• Since the  $V_{CC}$  capacitor supplies charges to the high and low sides and it also supplies a large amount of charges for the initial charge of bootstrap capacitor  $C_{BS}$ , a capacitor that has a capacitance larger than the total capacitance of the bootstrap capacitors in three phases by a factor of 2 (larger than the capacitance of a bootstrap capacitor by a factor of 6) is recommended.

• Design a power supply circuit that satisfies  $V_{ripple} \le 2 V_{p-p}$  with the power supply noise of  $dV/dt \le 1 V/\mu s$ . (Reference value)

#### 3.2.4 Power supply for external power element

• To prevent an over voltage breakdown due to a surge voltage, keep the wiring between the smoothing capacitor and points P and N (the terminal parts of the shunt resistor) as thick and short as possible.

• It is recommended to install snubber capacitor C5 with a capacitance of 0.1 µF to 0.22 µF between points P and N.

3.2.5 Control input terminal (HIN, LIN)

• To prevent a malfunction, keep the wiring as short as possible.

• The input signal is high-active. A pull-down at approximately  $1M\Omega$  (typ) is performed inside the LSI. When inserting an RC

filter, adjust the setting to satisfy the input threshold voltage.

• Be sure to observe the rest time  $(\Delta t_{IN})$  for the upper and lower arms as described below.

Input signal interval Δt<sub>IN</sub>

The minimum interval between input signals ( $\Delta t_{IN(min)}$ ) that is required to prevent the power elements in the high and low sides from being turned ON simultaneously can be calculated by the following equation.

$$t_{dead} \approx (t_{on} + \Delta t_{IN}) - \left(t_{off} + t_f\right) (3.2.12)$$

$$t_f = -\tau \times (ln0.1 - ln0.9) \tag{3.2.13}$$

$$\tau = (R_{non} + R_G) \times C_L \tag{3.2.14}$$

ton: Propagation delay in the ON side

toff: Propagation delay in the OFF side

tf: Fall time

Rnon: N-channel on-resistance of the final stage of the gate driver

RG: Gate resistance

CL: Load capacitance

To prevent the simultaneous ON, design the timing to satisfy the following conditions.

$$t_{dead} > 0 \tag{3.2.15}$$

$$(t_{on} + \Delta t_{IN}) - (t_{off} + t_f) > 0$$
 (3.2.16)

$$\Delta t_{IN} > (t_{off} - t_{on}) + t_f$$
 (3.2.17)

$$\Delta t_{IN(min)} > (t_{off(max)} - t_{on(min)}) - (R_{non(max)} + R_G) \times C_L \times (ln0.1 - in0.9) \quad (3.2.18)$$

#### 3.2.6 COM terminal

• The COM terminal serves as the ground for the control system and the output stage part.





## 3.2.7 Shunt resistor

(1) Driving with one shunt resistor

Notes for the wiring around an external shunt resistor when driving with one shunt resistor are shown in the figure below (Figure 3.2.9).

The surface mounted, low inductance type is recommended for the shunt resistor.



Figure 3.2.9 Wiring around an external shunt resistor when driving with one shunt resistor

#### (2) Driving with three shunt resistors

Notes for the wiring around external shunt resistors when driving with three shunt resistors are shown in the figure below (Figure 3.2.10).



Connect the wiring for detecting a current from the shunt resistor immediately next to the shunt resistor.

Figure 3.2.10 Wiring around an external shunt resistor when driving with three shunt resistors

#### 3.3 Notes for PCB pattern designing including the power elements



nower ground and the control system ground at a single point immediately payt to the t

- (A) Connect the power ground and the control system ground at a single point immediately next to the terminal part of the shunt resistor (point N).
- (B) The surface mounted, low inductance type is recommended for the shunt resistor.
- (C) Keep the wiring from points NU, NV, and NW to the shunt resistor as short as possible.
- (D) Keep the wiring for output points U, V, and W itself and the wiring to the motor as short and broad as possible.
- (E) Keep the wiring of the power supply for power elements as broad and short as possible.
- (F) Place the snubber capacitor immediately next to and between points P and N.
- (G) To minimize the parasitic inductance, keep the wiring for the bootstrap diode and capacitor as short as possible. Since the wiring for the VB and VS terminals swings at a high voltage during the switching, any adjacent wiring may result in superimposing noise, causing a malfunction. When using a multilayer board, etc., design the circuit so that these wirings will not be placed adjacent to or cross low voltage wirings, such as the wiring for the control input signal.
- (H) Since the wiring from the HO terminal to the gate of the power element in the upper side also swings at a high voltage during the switching, any adjacent wiring may result in superimposing noise, causing a malfunction. When using a multilayer board, etc., design the circuit so that these wirings will not be placed adjacent to or cross low voltage wirings, such as the wiring for the control input signal.
- (I) Separate the wiring for each VS terminal at the output point (U, V, or W) from the main wiring for the motor, so that they will not have a common impedance.
- (J) Since the charge current for the bootstrap flows to the ground for the control system, keep the wiring as short and low impedance as possible.
- (K) Place the capacitor immediately next to the VCC terminal.

#### 3.4 Snubber capacitor connection

To prevent an over voltage breakdown due to a surge voltage, make the wiring between the smoothing capacitor and points P and N (the terminal parts of the shunt resistor) as thick and short as possible. In addition, install a snubber capacitor with a capacitance of 0.1  $\mu$ F to 0.22  $\mu$ F immediately next to the collector (or drain) of the power elements in the upper side and immediately next to the ground side of the shunt resistor.

Figure 3.4.1 shows an example for the positions to insert the snubber capacitors.



Figure 3.4.1 Connection method of snubber capacitor

To remove a surge voltage as much as possible, the snubber capacitor should be installed on position (B). However, care must be taken because the charge/discharge current (resonance current between the wire inductance and the snubber capacitor) flows in the shunt resistor through the snubber capacitor, activating the protection circuit against the short-circuit current if the wire inductance is large. A recommended connection is as follows: connect the snubber capacitor to the outside of the shunt resistor (A), keep the wiring (C) as short as possible to remove the surge voltage as much as possible, and connect the snubber capacitor immediately next to point P.

#### 3.5 Application example: vacuum cleaner 30 A

# 3.5.1 Circuit diagram



# <u>3.5.2 BOM</u>

	Parts	Constant	Manufacturer	Item number	Quantity
LSI	IC101,IC201,IC301	_	Rohm	BS2103F	3
Tr	Q101,Q201,Q301, Q102,Q202,Q302	80A/60V	Rohm	RX1L08BGN*	6
Small signal power supply	C1	10uF/50V	Nichicon	UVR1H100MDD	1
	C101,C201,C301	0.1uF	Murata	RGM18 series	3
Input capacitor	C104,R204,R304 C105,R205,R305	0.01uF	Murata	RGM18 series	6
Boot	R101,R201,R301	100Ω	Rohm	MCR18	3
	D101,D201,D301	0.5A/100V	Rohm	RF05VAM1S	3
	C102,C202,C302	1.0uF	Murata	RGM21	3
Gate constant	D102,D202,D302	N.C.	-	_	0
	R102,R202,R302	N.C.	-	_	0
	R103,R203,R303	100Ω	Rohm	MCR18	3
	D103,D203,D303	N.C.	-	_	0
	R104,R204,R304	N.C.	-	_	0
	R105,R205,R305	100Ω	Rohm	MCR18	3
	R120,R220,R320	10kΩ	Rohm	MCR10	3
	R121,R221,R321	10kΩ	Rohm	MCR10	3
Motor power supply	C4	0.1uF/	Murata	RGM18 series	1
	C3	220uF/35V	Nichicon	UVR1V221MED	1
Current detection	R7	0.003Ω/4W	Rohm	PSR400	1

\* Under development

# Revision history

Date	Revision	Revised content
August 24, 2017	001	Newly created

	Notes
1)	The information contained herein is subject to change without notice.
2)	Before you use our Products, please contact our sales representative and verify the latest specifica- tions :
3)	Although ROHM is continuously working to improve product reliability and quality, semicon- ductors can break down and malfunction due to various factors. Therefore, in order to prevent personal injury or fire arising from failure, please take safety measures such as complying with the derating characteristics, implementing redundant and fire prevention designs, and utilizing backups and fail-safe procedures. ROHM shall have no responsibility for any damages arising out of the use of our Poducts beyond the rating specified by ROHM.
4)	Examples of application circuits, circuit constants and any other information contained herein are provided only to illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.
5)	The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. ROHM does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by ROHM or any other parties. ROHM shall have no responsibility whatsoever for any dispute arising out of the use of such technical information.
6)	The Products specified in this document are not designed to be radiation tolerant.
7)	For use of our Products in applications requiring a high degree of reliability (as exemplified below), please contact and consult with a ROHM representative : transportation equipment (i.e. cars, ships, trains), primary communication equipment, traffic lights, fire/crime prevention, safety equipment, medical systems, servers, solar cells, and power transmission systems.
8)	Do not use our Products in applications requiring extremely high reliability, such as aerospace equipment, nuclear power control systems, and submarine repeaters.
9)	ROHM shall have no responsibility for any damages or injury arising from non-compliance with the recommended usage conditions and specifications contained herein.
10)	ROHM has used reasonable care to ensure the accuracy of the information contained in this document. However, ROHM does not warrants that such information is error-free, and ROHM shall have no responsibility for any damages arising from any inaccuracy or misprint of such information.
11)	Please use the Products in accordance with any applicable environmental laws and regulations, such as the RoHS Directive. For more details, including RoHS compatibility, please contact a ROHM sales office. ROHM shall have no responsibility for any damages or losses resulting non-compliance with any applicable laws or regulations.
12)	When providing our Products and technologies contained in this document to other countries, you must abide by the procedures and provisions stipulated in all applicable export laws and regulations, including without limitation the US Export Administration Regulations and the Foreign Exchange and Foreign Trade Act.
13)	This document, in part or in whole, may not be reprinted or reproduced without prior consent of ROHM.



Thank you for your accessing to ROHM product informations. More detail product informations and catalogs are available, please contact us.

# ROHM Customer Support System

http://www.rohm.com/contact/