

www.ti.com

SN74AHCT541

SN54AHCT541

SCLS269P-OCTOBER 1995-REVISED JUNE 2013

# **OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS**

Check for Samples: SN54AHCT541, SN74AHCT541

## **FEATURES**

- Inputs Are TTL-Voltage Compatible
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

## DESCRIPTION

The 'AHCT541 octal buffers/drivers are ideal for driving bus lines or buffer memory address registers. These devices feature inputs and outputs on opposite sides of the package to facilitate printed circuit board layout.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ( $\overline{OE1}$  or  $\overline{OE2}$ ) input is high, all corresponding outputs are in the high-impedance state. The outputs provide non-inverted data when they are not in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

SN54AHCT541 J or W PACKAGE
SN74AHCT541 DB, DGV, DW, N, NS, OR PW PACKAGE
(TOP VIEW)

	•	,	
OE1		$\cup_{_{20}}$	]v <sub>cc</sub>
A1	2	19	] OE2
A2	3	18	] Y1
A3	4	17	] Y2
A4	5	16	] Y3
A5	6	15	] Y4
A6	7	14	] Y5
A7	8	13	] Y6
A8	9	12	] Y7
GND	[ 10	11	] Y8

#### SN54AHCT541 . . . FK PACKAGE (TOP VIEW)

	A2 A1 <u>OE1</u> <u>OE2</u>
A3 A4 A5 A6 A7	3       2       1       20       19       18       Y1         14       17       Y2       17       Y2         6       16       Y3         7       15       Y4         8       14       Y5
A	
I	GND 48 48 48 48

#### FUNCTION TABLE (EACH FLIP-FLOP)

	INPUTS										
OE1	OE2	Α	UT Y								
L	L	L	L								
L	L	Н	н								
н	Х	Х	Z								
Х	Н	Х	Z								




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TEXAS INSTRUMENTS

www.ti.com

#### LOGIC DIAGRAM, EACH FLIP-FLOP (POSITIVE LOGIC)



To Seven Other Channels

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		VALUE	UNIT	
Supply voltage range, V <sub>CC</sub>		–0.5 to 7	V	
Input voltage range, VI <sup>(2)</sup>		–0.5 to 7	V	
Output voltage range, V <sub>O</sub> <sup>(2)</sup>		-0.5 to V <sub>CC</sub> + 0.5	V	
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	-20	mA		
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0 or V <sub>O</sub> >	±20	mA		
Continuous output current, $I_O$ (V <sub>O</sub> = 0 to V	±25	mA		
Continuous current through $V_{CC}$ or GND	±75	mA		
	DB package	70		
	DGV package	92		
Declare thermal impedance $0$ (3)	DW package	58	0 <b>0</b> AA	
Package inernal impedance, $\theta_{JA}$ (*)	N package	69	°C/W	
	NS package	60		
	PW package	83		
ckage thermal impedance, θ <sub>JA</sub> <sup>(3)</sup> N package NS package		-65 to 150	°C	

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.



www.ti.com

SCLS269P-OCTOBER 1995-REVISED JUNE 2013

### **RECOMMENDED OPERATING CONDITIONS<sup>(1)</sup>**

		SN54AHC	CT541	SN74AHC	T541	UNIT
		MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level Input voltage		0.8		0.8	V
VI	Input voltage	0	5.5	0	5.5	V
Vo	Output voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-8		-8	mA
I <sub>OL</sub>	Low-level output current		8		8	mA
Δt/Δv	Input Transition rise or fall rate		20		20	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	125	°C

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## **ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range (unless otherwise noted)

			T <sub>A</sub> = 25°C			T <sub>A</sub> = -55° 125°		T <sub>A</sub> = −40°C TO 85°C		T <sub>A</sub> = -40° 125°(		
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>				123 C		05 (		Recomme	UNIT	
						SN54AH0	CT541	SN74AH	CT541	SN74AHC	CT541	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	I <sub>OH</sub> = -50 μA	- 4.5 V	4.4	4.5		4.4		4.4		4.4		v
V <sub>OH</sub>	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		3.8		3.8		v
N/	I <sub>OL</sub> = 50 μA	- 4.5 V			0.1		0.1		0.1		0.1	v
V <sub>OL</sub>	I <sub>OH</sub> = 8 mA	4.5 V			0.36		0.44		0.44		0.44	v
I <sub>1</sub>	V <sub>1</sub> = 5.5 V or GND	0 V to 5.5 V			±0.1		±1 <sup>(1)</sup>		±1		±1	μΑ
I <sub>OZ</sub>	$V_0 = V_{CC}$ or GND	5.5 V			±0.25		±2.5		±2.5		±2.5	
I <sub>CC</sub>		5.5 V			4		40		20		40	μΑ
$\Delta I_{CC}^{(2)}$	One input at 3.4 V, Other inputs at $V_{CC}$ or GND	5.5 V			1.35		1.5		1.5		1.5	mA
Ci	$V_I = V_{CC}$ or GND	5 V		2	10				10			pF
Co	$V_0 = V_{CC}$ or GND	5V		4								

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested at VCC = 0 V.

(2) This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or VCC.

# SN54AHCT541 **SN74AHCT541**

SCLS269P-OCTOBER 1995-REVISED JUNE 2013



www.ti.com

### SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range,  $V_{CC} = 5 V \pm 0.5 V$  (unless otherwise noted) (see Figure 1)

				LOAD T <sub>A</sub> = 25°C		$T_{A} = -55$		T <sub>A</sub> = −40°C TO 85°C		T <sub>A</sub> = -4 125		
PARAMETER	FROM	TO	LOAD CAPACITANCE			125	125°C		C	Recom	UNIT	
	(INPUT)	(OUTPUT)				SN54AHCT541		SN54AHCT541		SN54AHCT541		
				TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	•	× ×	0 45 -5	4.1 <sup>(1)</sup>	6.0 <sup>(1)</sup>	1 <sup>(1)</sup>	6.5 <sup>(1)</sup>	1	6.5	1	6.5	
t <sub>PHL</sub>	A	Y	C <sub>L</sub> = 15 pF	4.1 <sup>(1)</sup>	6.0 <sup>(1)</sup>	1 <sup>(1)</sup>	6.5 <sup>(1)</sup>	1	6.5	1	6.5	ns
t <sub>PZH</sub>	OE	Y	C <sub>L</sub> = 15 pF	5.0 <sup>(1)</sup>	7.0 <sup>(1)</sup>	1 <sup>(1)</sup>	8.0 <sup>(1)</sup>	1	8.0	1	8.0	
t <sub>PZL</sub>	0E	Y		5.0 <sup>(1)</sup>	7.0 <sup>(1)</sup>	1 <sup>(1)</sup>	8.0 <sup>(1)</sup>	1	8.0	1	8.0	ns
t <sub>PHZ</sub>	OE	Y		4.5 <sup>(1)</sup>	7.0 <sup>(1)</sup>	1 <sup>(1)</sup>	8.0 <sup>(1)</sup>	1	8.0	1	8.0	
t <sub>PLZ</sub>	0E	Y	C <sub>L</sub> = 15 pF	4.5 <sup>(1)</sup>	7.0 <sup>(1)</sup>	1 <sup>(1)</sup>	8.0 <sup>(1)</sup>	1	8.0	1	8.0	ns
t <sub>PLH</sub>	A	Y	C 50 pF	6.2	8.5	1	9.5	1	9.5	1	9.5	
t <sub>PHL</sub>	A	ř	C <sub>L</sub> = 50 pF	6.2	8.5	1	9.5	1	9.5	1	9.5	ns
t <sub>PZH</sub>	OE	Y	C <sub>L</sub> = 50 pF	7.5	10.0	1	12	1	12	1	12	
t <sub>PZL</sub>	0E	T	$C_L = 50 \text{ pr}$	7.5	10.0	1	12	1	12	1	12	ns
t <sub>PHZ</sub>	OE	Y	C <sub>I</sub> = 50 pF	7.0	10.0	1	12	1	12	1	12	
t <sub>PLZ</sub>	UE	Ť	$C_L = 50 \text{ pr}$	7.0	10.0	1	12	1	12	1	12	ns
t <sub>sk(o)</sub>			C <sub>L</sub> = 50 pF		1 <sup>(2)</sup>				1	1		

On products compliant to MIL-PRF-38535, this parameter is not production tested.
 On products compliant to MIL-PRF-38535, this parameter does not apply

## **OPERATING CHARACTERISTICS**

 $V_{CC} = 5 \text{ V}, \text{ } T_{A} = 25^{\circ}\text{C}$ 

	PARAMETER	TEST C	ONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load,	f = 1 MHz	12	pF


Copyright © 1995–2013, Texas Instruments Incorporated



#### www.ti.com

SCLS269P - OCTOBER 1995-REVISED JUNE 2013

### PARAMETER MEASUREMENT INFORMATION



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz,  $Z_0 = 50 \Omega$ ,  $t_r \le 3 \text{ ns}$ ,  $t_f \le 3 \text{ ns}$ .
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

### Figure 1. Load Circuit and Voltage Waveforms

www.ti.com

# **REVISION HISTORY**

Cł	nanges from Revision O (July 2003) to Revision P Pa	ige
•	Changed document format from Quicksilver to DocZone.	. 1
•	Extended operating temperature range to 125°C	. 3

6

Copyright © 1995–2013, Texas Instruments Incorporated



17-May-2014

# **PACKAGING INFORMATION**

Orderable Device	Status	Package Type		Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-9685801Q2A	ACTIVE	LCCC	FK	20		TBD	Call TI	Call TI	-55 to 125		Samples
5962-9685801QRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9685801QR A	Samples
5962-9685801QSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54AHCT541J 5962-9685801QS	
5962-966560 TQSA	ACTIVE	GFP	vv	20	I	עפו	A42	N / A lot Pkg Type	-5510125	SNJ54AHCT541W	Samples
SN74AHCT541DBLE	OBSOLETE	SSOP	DB	20		TBD	Call TI	Call TI	-40 to 125	UNUSHAITO I SHIW	
SN74AHCT541DBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB541	Samples
SN74AHCT541DBRE4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB541	Samples
SN74AHCT541DBRG4	ACTIVE	SSOP	DB	20		TBD	Call TI	Call TI	-40 to 125		Samples
SN74AHCT541DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT541	Samples
SN74AHCT541DWE4	ACTIVE	SOIC	DW	20		TBD	Call TI	Call TI	-40 to 125		Samples
SN74AHCT541DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT541	Samples
SN74AHCT541DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT541	Samples
SN74AHCT541DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT541	Samples
SN74AHCT541DWRG4	ACTIVE	SOIC	DW	20		TBD	Call TI	Call TI	-40 to 125		Samples
SN74AHCT541N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	SN74AHCT541N	Samples
SN74AHCT541NE4	ACTIVE	PDIP	Ν	20		TBD	Call TI	Call TI	-40 to 125		Samples
SN74AHCT541NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT541	Samples
SN74AHCT541NSRE4	ACTIVE	SO	NS	20		TBD	Call TI	Call TI	-40 to 125		Samples
SN74AHCT541NSRG4	ACTIVE	SO	NS	20		TBD	Call TI	Call TI	-40 to 125		Samples



# PACKAGE OPTION ADDENDUM

17-May-2014

Orderable Device		Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
SN74AHCT541PW	(1) ACTIVE	TSSOP	PW	20	70	(2) Green (RoHS & no Sb/Br)	(6) CU NIPDAU	(3) Level-1-260C-UNLIM	-40 to 125	(4/5) HB541	Samples
SN74AHCT541PWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB541	Samples
SN74AHCT541PWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB541	Samples
SN74AHCT541PWLE	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI	-40 to 125		
SN74AHCT541PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	HB541	Samples
SN74AHCT541PWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB541	Samples
SN74AHCT541PWRG3	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	HB541	Samples
SN74AHCT541PWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB541	Samples
SNJ54AHCT541FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9685801Q2A SNJ54AHCT 541FK	Samples
SNJ54AHCT541J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9685801QR A SNJ54AHCT541J	Samples
SNJ54AHCT541W	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9685801QS A SNJ54AHCT541W	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.



# PACKAGE OPTION ADDENDUM

17-May-2014

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(<sup>5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54AHCT541, SN74AHCT541 :

• Catalog: SN74AHCT541

- Enhanced Product: SN74AHCT541-EP, SN74AHCT541-EP
- Military: SN54AHCT541

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHCT541DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AHCT541DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74AHCT541NSR	SO	NS	20	2000	330.0	24.4	9.0	13.0	2.5	4.0	24.0	Q1
SN74AHCT541PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74AHCT541PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74AHCT541PWRG3	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

5-May-2014



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHCT541DBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74AHCT541DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74AHCT541NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74AHCT541PWR	TSSOP	PW	20	2000	364.0	364.0	27.0
SN74AHCT541PWR	TSSOP	PW	20	2000	367.0	367.0	38.0
SN74AHCT541PWRG3	TSSOP	PW	20	2000	364.0	364.0	27.0

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice. В.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
    D. Index point is provided on cap for terminal identification only.
    E. Falls within Mil-Std 1835 GDFP2-F20



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AC.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  $\beta$ . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

# DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



## MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications				
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive			
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications			
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers			
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps			
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy			
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial			
Interface	interface.ti.com	Medical	www.ti.com/medical			
Logic	logic.ti.com	Security	www.ti.com/security			
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense			
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video			
RFID	www.ti-rfid.com					
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com			
Wireless Connectivity	www.ti.com/wirelessconnectivity					

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated