SCLS147C - DECEMBER 1982 - REVISED MARCH 2001

- High-Current 3-State Outputs Drive Bus Lines Directly or up to 15 LSTTL Loads
- Bus-Structured Pinout

description


These octal transparent D-type latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

While the latch-enable (LE) input is high, the Q outputs respond to the data (D) inputs. When LE is low, the outputs are latched to retain the data that was set up.


A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

SN54HC573A . . . J OR W PACKAGE SN74HC573A . . . DB, DW, N, OR PW PACKAGE (TOP VIEW)



SN54HC573A . . . FK PACKAGE (TOP VIEW)



ORDERING INFORMATION

TA	PACK	AGET	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74HC573AN	SN74HC573AN
	SOIC - DW	Tube	SN74HC573ADW	HC573A
–40°C to 85°C	30IC - DW	Tape and reel	SN74HC573ADWR	псэтэн
	SSOP – DB	Tape and reel	SN74HC573ADBR	HC573A
	TSSOP – PW	Tape and reel	SN74HC573APWR	HC573A
	CDIP – J	Tube	SNJ54HC573AJ	SNJ54HC573AJ
–55°C to 125°C	CFP – W	Tube	SNJ54HC573AW	SNJ54HC573AW
	LCCC - FK	Tube	SNJ54HC573AFK	SNJ54HC573AFK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



testing of all parameters.


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



FUNCTION TABLE (each latch)


	INPUTS					
OE	LE	D	Q			
L	Н	Н	Н			
L	Н	L	L			
L	L	Χ	Q_0			
Н	Χ	Χ	Z			

logic symbol†



 $[\]ensuremath{^{\dagger}}$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SN54HC573A, SN74HC573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS147C - DECEMBER 1982 - REVISED MARCH 2001

absolute maximum ratings over operating free-air temperature range†

Supply voltage range, V _{CC}		. −0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see	ee Note 1)	±20 mA
Output clamp current, IOK (VO < 0 or VO > VCO	c) (see Note 1)	±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	- 	±35 mA
Continuous current through V _{CC} or GND		±70 mA
Package thermal impedance, θ_{JA} (see Note 2)	: DB package	70°C/W
	DW package	58°C/W
	N package	69°C/W
	PW package	83°C/W
Storage temperature range, T _{stg}		-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions

			SN	SN54HC573A		SN	74HC573	3A	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage		2	5	6	2	5	6	V
		V _{CC} = 2 V	1.5			1.5			
٧ıH	High-level input voltage	$V_{CC} = 4.5 V$	3.15			3.15			V
		VCC = 6 V	4.2			4.2			
		V _{CC} = 2 V	0		0.5	0		0.5	
V_{IL}	Low-level input voltage	$V_{CC} = 4.5 \text{ V}$	0		1.35	0		1.35	V
		VCC = 6 V	0		1.8	0		1.8	
٧ _I	Input voltage		0		VCC	0		VCC	V
٧o	Output voltage		0		VCC	0		VCC	V
		V _{CC} = 2 V	0		1000	0		1000	
t _t	Input transition (rise and fall) time	V _{CC} = 4.5 V	0		500	0		500	ns
		VCC = 6 V	0		400	0		400	
TA	Operating free-air temperature		-55		125	-40		85	°C

SN54HC573A, SN74HC573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS147C - DECEMBER 1982 - REVISED MARCH 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CO	MOITIONS	Vaa	T	A = 25°C	;	SN54H	C573A	SN74HC573A		UNIT
PARAMETER	TEST CONDITIONS		vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	1.9	1.998		1.9		1.9		
		$I_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4		4.4		
Voн	VI = VIH or VIL		6 V	5.9	5.999		5.9		5.9		V
		$I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		
		$I_{OH} = -7.8 \text{ mA}$	6 V	5.48	5.8		5.2		5.34		<u> </u>
	V _{OL} V _I = V _{IH} or V _{IL}	$I_{OL} = 20 \mu A$	2 V		0.002	0.1		0.1		0.1	
			4.5 V		0.001	0.1		0.1		0.1	
VOL			6 V		0.001	0.1		0.1		0.1	V
		$I_{OL} = 6 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	
		$I_{OL} = 7.8 \text{ mA}$	6 V		0.15	0.26		0.4		0.33	
lį	$V_I = V_{CC}$ or 0		6 V		±0.1	±100		±1000		±1000	nA
loz	$V_O = V_{CC}$ or 0		6 V		±0.01	±0.5		±10		±5	μΑ
ICC	$V_I = V_{CC}$ or 0,	IO = 0	6 V			8		160		80	μΑ
C _i			2 V to 6 V		3	10		10		10	pF

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		Vaa	T _A = 25°C		SN54HC573A		SN74HC573A		UNIT
		VCC	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	80		120		100		
t _W	Pulse duration, LE high	4.5 V	16		24		20		ns
		6 V	14		20		17		
		2 V	50		75		63		
t _{su}	Setup time, data before LE↓	4.5 V	10		15		13		ns
		6 V	9		13		11		
		2 V	20		24		24		
t _h	Hold time, data after LE↓	4.5 V	5		5		5		ns
		6 V	5		5		5		



SN54HC573A, SN74HC573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS147C - DECEMBER 1982 - REVISED MARCH 2001

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	V	T,	գ = 25°C	;	SN54H	C573A	SN74H0	C573A	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN MAX		UNII	
			2 V		77	175		265		220		
	D	Q	4.5 V		26	35		53		44		
. .			6 V		23	30		45		38	no	
^t pd			2 V		87	175		265		220	ns	
	LE	Any Q	4.5 V		27	35		53		44		
			6 V		23	30		45		38		
			2 V		68	150		225		190		
t _{en}	ŌĒ	Any Q	Any Q	4.5 V		24	30		45		38	ns
			6 V		21	26		38		32		
			2 V		47	150		225		190		
^t dis	ŌĒ	Any Q	4.5 V		23	30		45		38	ns	
			6 V		21	26		38		32		
		_	2 V		28	60		90		75		
t _t		Any Q	4.5 V		8	12		18		15	ns	
			6 V		6	10		15		13		

switching characteristics over recommended operating free-air temperature range, C_L = 150 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	V	T	λ = 25°C	;	SN54H	C573A	SN74H	C573A	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII	
			2 V		95	200		300		250		
	D	Q	4.5 V		33	40		60		50		
. .			6 V		21	34		51		43	20	
^t pd			2 V		103	225		335		285	ns	
	LE	Any Q	4.5 V		33	45		67		57		
			6 V		29	38		57		48		
			2 V		85	200		300		250		
t _{en}	ŌĒ	Any Q	4.5 V		29	40		60		50	ns	
			6 V		26	34		51		43		
		Any Q	2 V		60	210		315		265		
t _t			4.5 V		17	42		63		53	ns	
			6 V		14	36		53		45		

operating characteristics, T_A = 25°C


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per latch	No load	50	pF




PARAMETER MEASUREMENT INFORMATION





PARAI	PARAMETER		CL	S1	S2
	tPZH	1 k Ω	50 pF	Open	Closed
t _{en}	tPZL	1 K22	or 150 pF	Closed	Open
	tPHZ	410		Open	Closed
^t dis	tPLZ	1 k Ω	50 pF	Closed	Open
t _{pd} or	t _t		50 pF or 150 pF	Open	Open





VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES





VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. C_L includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_Q = 50 \Omega$, $t_f = 6$ ns, $t_f = 6$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpZL and tpZH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265