



MCR100

SCR

SENSITIVE GATE SILICON CONTROLLED RECTIFIERS REVERSE BLOCKING THYRISTORS

DESCRIPTION

PNPN devices designed for high volume, line-powered consumer applications such as relay and lamp drivers, small motor controls, gate drivers for larger thyristors, and sensing and detection circuits.


FEATURES


- * Sensitive gate allows triggering by micro controllers and other logic circuits
- * Blocking voltage to 200V-800V
- * On-state current rating of 0.8A RMS at 80°C
- * High surge current capability – 10A
- * Minimum and maximum values of I_{GT} , V_{GT} and I_H specified for ease of design
- * Immunity to dV/dt – 20V/ μ sec minimum at 110°C
- * Glass-passivated surface for reliability and uniformity

ORDERING INFORMATION









Ordering Number		Package	Pin assignment			Packing
Lead Free	Halogen Free		1	2	3	
MCR100L-xx-AA3-R	MCR100G-xx-AA3-R	SOT-223	K	A	G	Tape Reel
MCR100L-xx-AB3-R	MCR100G-xx-AB3-R	SOT-89	G	A	K	Tape Reel
MCR100L-xx-AE3-R	MCR100G-xx-AE3-R	SOT-23	K	G	A	Tape Reel
MCR100L-xx-T92-B	MCR100G-xx-T92-B	TO-92	K	G	A	Tape Box
MCR100L-xx-T92-K	MCR100G-xx-T92-K	TO-92	K	G	A	Bulk









Note: Pin assignment: K: Cathode A: Anode G: Gate

	(1) Packing Type	(1) B: Tape Box, K: Bulk, R: Tape Reel
	(2) Package Type	(2) AA3: SOT-223, AB3: SOT-89, AE3: SOT-23, T92: TO-92
	(3) Peak Voltage	(3) 4: 200V, 6: 400V, 8: 600V, 10: 800V
	(4) Green Package	(4) G: Halogen Free and Lead Free, L: Lead Free



■ MARKING

Package	MCR100-4	MCR100-6
SOT-223		
SOT-89		
SOT-23		
TO-92		

Package	MCR100-8	MCR100-10
SOT-223		
SOT-89		
SOT-23		
TO-92		

■ ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATINGS	UNIT
Peak Repetitive Off-State Voltage(Note 1) ($T_J = -40 \sim 110^\circ\text{C}$, Sine Wave, 50 ~ 60Hz; Gate Open)	$V_{\text{DRM}}, V_{\text{RRM}}$	200	V
		400	V
		600	V
		800	V
On-State RMS Current ($T_c = 80^\circ\text{C}$) 180°C Condition Angles	$I_{\text{T(RMS)}}$	0.8	A
Peak Non-Repetitive Surge Current (1/2 cycle, Sine Wave, 60Hz, $T_J = 25^\circ\text{C}$)	I_{TSM}	10	A
Circuit Fusing Considerations ($t = 8.3 \text{ ms}$)	I^2t	0.415	A^2s
Forward Peak Gate Power ($T_A = 25^\circ\text{C}$, Pulse Width $\leq 1.0\mu\text{s}$)	P_{GM}	0.1	W
Forward Average Gate Power ($T_A = 25^\circ\text{C}$, $t = 8.3\text{ms}$)	$P_{\text{G(AV)}}$	0.01	W
Peak Gate Current – Forward ($T_A = 25^\circ\text{C}$, Pulse Width $\leq 1.0\mu\text{s}$)	I_{GM}	1	A
Peak Gate Voltage – Reverse ($T_A = 25^\circ\text{C}$, Pulse Width $\leq 1.0\mu\text{s}$)	V_{GRM}	5	V
Operating Junction Temperature Range (Rated V_{RRM} and V_{DRM})	T_J	$-40 \sim +110$	$^\circ\text{C}$
Storage Temperature Range	T_{STG}	$-40 \sim +150$	$^\circ\text{C}$

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged.
Absolute maximum ratings are stress ratings only and functional device operation is not implied.

■ THERMAL DATA

PARAMETER	SYMBOL	MAX	UNIT
Junction to Ambient	θ_{JA}	180	$^\circ\text{C/W}$
		400	$^\circ\text{C/W}$
		200	$^\circ\text{C/W}$

■ ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$, unless otherwise stated)

PARAMETER		SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFF CHARACTERISTICS							
Peak Forward or Reverse Blocking Current	T _C =25°C	I _{DRM} , I _{RRM}	V _D =Rated V _{DRM} and V _{RRM} ; R _{GK} =1kΩ			10	μA
	T _C =110°C					100	μA
ON CHARACTERISTICS							
Peak Forward On-State Voltage (Note 2)		V _{TM}	I _{TM} =1A Peak @ T _A =25°C			1.7	V
Gate Trigger Current (Continuous DC) (Note 3)		I _{GT}	V _{AK} =7Vdc, R _L =100Ω, T _C =25°C	30		100	μA
Holding Current	T _C =25°C	I _H	V _{AK} =7Vdc, initiating current=20mA		0.5	5	mA
	T _C =−40°C					10	mA
Latch Current	T _C =25°C	I _L	V _{AK} =7V, I _g =200μA		0.6	10	mA
	T _C =−40°C					15	mA
Gate Trigger Voltage (continuous dc)	T _C =25°C	V _{GT}	V _{AK} =7Vdc, R _L =100Ω		0.62	0.8	V
	T _C =−40°C					1.2	V
DYNAMIC CHARACTERISTICS							
Critical Rate of Rise of Off-State Voltage		d _v /dt	V _D =Rated V _{DRM} , Exponential Waveform, R _{GK} =1000Ω, T _J =110°C	20	35		V/μs
Critical Rate of Rise of On-State Current		di/dt	I _{PK} =20A; P _w =10μsec; diG/dt=1A/μsec, I _{gt} =20mA			50	A/μs


Notes: 1. V_{DRM} and V_{RRM} for all types can be applied on a continuous basis. Ratings apply for zero or negative gate voltage; however, positive gate voltage shall not be applied concurrent with negative potential on the anode. Blocking voltages shall not be tested with a constant current source such that the voltage ratings of the devices are exceeded.

2. Indicates Pulse Test Width $\leq 1.0\text{ms}$, duty cycle $\leq 1\%$.







3. Does not include RGK in measurement.

■ VOLTAGE CURRENT CHARACTERISTIC OF SCR

PARAMETER	SYMBOL
Peak Repetitive Off Stat Forward Voltage	V_{DRM}
Peak Forward Blocking Current	I_{DRM}
Peak Repetitive Off State Reverse Voltage	V_{RRM}
Peak Reverse Blocking Current	I_{RRM}
Peak On State Voltage	V_{TM}
Holding Current	I_H



TYPICAL CHARACTERISTICS



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.