

# 8-bit Microcontrollers

## New 8FX MB95560H/570H/580H Series

MB95F562H/F562K/F563H/F563K/F564H/F564K

MB95F572H/F572K/F573H/F573K/F574H/F574K

MB95F582H/F582K/F583H/F583K/F584H/F584K

### ■ DESCRIPTION

The MB95560H/570H/580H Series are three series of general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers of these series contain a variety of peripheral resources.

### ■ FEATURES

- F<sup>2</sup>MC-8FX CPU core

Instruction set optimized for controllers

- Multiplication and division instructions
- 16-bit arithmetic operations
- Bit test branch instructions
- Bit manipulation instructions, etc.

Note: F<sup>2</sup>MC is the abbreviation of FUJITSU Flexible Microcontroller.

- Clock (The main oscillation clock and the suboscillation clock are only available on MB95F562H/F562K/

F563H/F563K/F564H/F564K/F582H/F582K/F583H/F583K/F584H/F584K.)

- Selectable main clock source

Main oscillation clock (up to 16.25 MHz, maximum machine clock frequency: 8.125 MHz)

External clock (up to 32.5 MHz, maximum machine clock frequency: 16.25 MHz)

Main CR clock (4 MHz ± 2%)

The main CR clock frequency becomes 8 MHz when the PLL multiplier is 2.

The main CR clock frequency becomes 10 MHz when the PLL multiplier is 2.5.

The main CR clock frequency becomes 12 MHz when the PLL multiplier is 3.

The main CR clock frequency becomes 16 MHz when the PLL multiplier is 4.

- Selectable subclock source

Suboscillation clock (32.768 kHz)

External clock (32.768 kHz)

Sub-CR clock (Typ: 100 kHz, Min: 50 kHz, Max: 150 kHz)

- Timer

- 8/16-bit composite timer × 2 channels (only one channel on MB95F572H/F572K/F573H/F573K/F574H/F574K)

- Time-base timer × 1 channel

- Watch prescaler × 1 channel

(Continued)

For the information for microcontroller supports, see the following website.

<http://edevice.fujitsu.com/micom/en-support/>

# MB95560H/570H/580H Series

(Continued)

- LIN-UART (only available on MB95F562H/F562K/F563H/F563K/F564H/F564K/F582H/F582K/F583H/F583K/F584H/F584K)
    - Full duplex double buffer
    - Capable of clock-synchronized serial data transfer and clock-asynchronized serial data transfer
  - External interrupt
    - Interrupt by edge detection (rising edge, falling edge, and both edges can be selected)
    - Can be used to wake up the device from different low power consumption (standby) modes
  - 8/10-bit A/D converter
    - 8-bit or 10-bit resolution can be selected.
  - Low power consumption (standby) modes
    - There are four standby modes as follows:
      - Stop mode
      - Sleep mode
      - Watch mode
      - Time-base timer mode
- In standby mode, the device can be made to enter either normal standby mode or deep standby mode.
- I/O port
    - MB95F562H/F563H/F564H (maximum no. of I/O ports: 16)

General-purpose I/O ports (N-ch open drain)	: 1
General-purpose I/O ports (CMOS I/O)	: 15
    - MB95F562K/F563K/F564K (maximum no. of I/O ports: 17)

General-purpose I/O ports (N-ch open drain)	: 2
General-purpose I/O ports (CMOS I/O)	: 15
    - MB95F572H/F573H/F574H (maximum no. of I/O ports: 4)

General-purpose I/O ports (N-ch open drain)	: 1
General-purpose I/O ports (CMOS I/O)	: 3
    - MB95F572K/F573K/F574K (maximum no. of I/O ports: 5)

General-purpose I/O ports (N-ch open drain)	: 2
General-purpose I/O ports (CMOS I/O)	: 3
    - MB95F582H/F583H/F584H (maximum no. of I/O ports: 12)

General-purpose I/O ports (N-ch open drain)	: 1
General-purpose I/O ports (CMOS I/O)	: 11
    - MB95F582K/F583K/F584K (maximum no. of I/O ports: 13)

General-purpose I/O ports (N-ch open drain)	: 2
General-purpose I/O ports (CMOS I/O)	: 11
  - On-chip debug
    - 1-wire serial control
    - Serial writing supported (asynchronous mode)
  - Hardware/software watchdog timer
    - Built-in hardware watchdog timer
    - Built-in software watchdog timer
  - Power-on reset
    - A power-on reset is generated when the power is switched on.
  - Low-voltage detection reset circuit (only available on MB95F562K/F563K/F564K/F572K/F573K/F574K/F582K/F583K/F584K)
    - Built-in low-voltage detector
  - Clock supervisor counter
    - Built-in clock supervisor counter function
  - Dual operation Flash memory
    - The program/erase operation and the read operation can be executed in different banks (upper bank/lower bank) simultaneously.
  - Flash memory security function
    - Protects the content of the Flash memory.

# MB95560H/570H/580H Series

## ■ PRODUCT LINE-UP

- MB95560H Series

Parameter \ Part number	MB95F562H	MB95F563H	MB95F564H	MB95F562K	MB95F563K	MB95F564K			
Type	Flash memory product								
Clock supervisor counter	It supervises the main clock oscillation.								
Flash memory capacity	8 Kbyte	12 Kbyte	20 Kbyte	8 Kbyte	12 Kbyte	20 Kbyte			
RAM capacity	240 bytes	496 bytes	496 bytes	240 bytes	496 bytes	496 bytes			
Power-on reset	Yes								
Low-voltage detection reset	No			Yes					
Reset input	Dedicated			Selected through software					
CPU functions	<ul style="list-style-type: none"> <li>Number of basic instructions : 136</li> <li>Instruction bit length : 8 bits</li> <li>Instruction length : 1 to 3 bytes</li> <li>Data bit length : 1, 8 and 16 bits</li> <li>Minimum instruction execution time : 61.5 ns (machine clock frequency = 16.25 MHz)</li> <li>Interrupt processing time : 0.6 µs (machine clock frequency = 16.25 MHz)</li> </ul>								
General-purpose I/O	<ul style="list-style-type: none"> <li>I/O ports (Max) : 16</li> <li>CMOS I/O : 15</li> <li>N-ch open drain: 1</li> </ul>			<ul style="list-style-type: none"> <li>I/O ports (Max) : 17</li> <li>CMOS I/O : 15</li> <li>N-ch open drain: 2</li> </ul>					
Time-base timer	Interval time: 0.256 ms to 8.3 s (external clock frequency = 4 MHz)								
Hardware/software watchdog timer	<ul style="list-style-type: none"> <li>Reset generation cycle Main oscillation clock at 10 MHz: 105 ms (Min)</li> <li>The sub-CR clock can be used as the source clock of the hardware watchdog timer.</li> </ul>								
Wild register	It can be used to replace 3 bytes of data.								
LIN-UART	<ul style="list-style-type: none"> <li>A wide range of communication speed can be selected by a dedicated reload timer.</li> <li>It has a full duplex double buffer.</li> <li>Clock-synchronized serial data transfer and clock-asynchronous serial data transfer is enabled.</li> <li>The LIN function can be used as a LIN master or a LIN slave.</li> </ul>								
8/10-bit A/D converter	<p>6 channels</p> <p>8-bit or 10-bit resolution can be selected.</p>								
8/16-bit composite timer	<p>2 channels</p> <ul style="list-style-type: none"> <li>The timer can be configured as an "8-bit timer × 2 channels" or a "16-bit timer × 1 channel".</li> <li>It has the following functions: interval timer function, PWC function, PWM function and input capture function.</li> <li>Count clock: it can be selected from internal clocks (seven types) and external clocks.</li> <li>It can output square wave.</li> </ul>								
External interrupt	<p>6 channels</p> <ul style="list-style-type: none"> <li>Interrupt by edge detection (The rising edge, falling edge, or both edges can be selected.)</li> <li>It can be used to wake up the device from the standby mode.</li> </ul>								
On-chip debug	<ul style="list-style-type: none"> <li>1-wire serial control</li> <li>It supports serial writing (asynchronous mode).</li> </ul>								

(Continued)

# MB95560H/570H/580H Series

(Continued)

Part number Parameter	MB95F562H	MB95F563H	MB95F564H	MB95F562K	MB95F563K	MB95F564K								
Watch prescaler	Eight different time intervals can be selected.													
Flash memory	<ul style="list-style-type: none"> <li>It supports automatic programming (Embedded Algorithm), and program/erase/erase-suspend/erase-resume commands.</li> <li>It has a flag indicating the completion of the operation of Embedded Algorithm.</li> <li>Flash security feature for protecting the content of the Flash memory</li> </ul> <table border="1"> <tr> <td>Number of program/erase cycles</td><td>1000</td><td>10000</td><td>100000</td></tr> <tr> <td>Data retention time</td><td>20 years</td><td>10 years</td><td>5 years</td></tr> </table>						Number of program/erase cycles	1000	10000	100000	Data retention time	20 years	10 years	5 years
Number of program/erase cycles	1000	10000	100000											
Data retention time	20 years	10 years	5 years											
Standby mode	Sleep mode, stop mode, watch mode, time-base timer mode													
Package	LCC-32P-M19 FPT-20P-M09 FPT-20P-M10													

# MB95560H/570H/580H Series

- MB95570H Series

Part number Parameter	MB95F572H	MB95F573H	MB95F574H	MB95F572K	MB95F573K	MB95F574K								
Type	Flash memory product													
Clock supervisor counter	It supervises the main clock oscillation.													
Flash memory capacity	8 Kbyte	12 Kbyte	20 Kbyte	8 Kbyte	12 Kbyte	20 Kbyte								
RAM capacity	240 bytes	496 bytes	496 bytes	240 bytes	496 bytes	496 bytes								
Power-on reset	Yes													
Low-voltage detection reset	No			Yes										
Reset input	Dedicated			Selected through software										
CPU functions	<ul style="list-style-type: none"> <li>Number of basic instructions : 136</li> <li>Instruction bit length : 8 bits</li> <li>Instruction length : 1 to 3 bytes</li> <li>Data bit length : 1, 8 and 16 bits</li> <li>Minimum instruction execution time : 61.5 ns (machine clock frequency = 16.25 MHz)</li> <li>Interrupt processing time : 0.6 µs (machine clock frequency = 16.25 MHz)</li> </ul>													
General-purpose I/O	<ul style="list-style-type: none"> <li>I/O ports (Max) : 4</li> <li>CMOS I/O : 3</li> <li>N-ch open drain: 1</li> </ul>			<ul style="list-style-type: none"> <li>I/O ports (Max) : 5</li> <li>CMOS I/O : 3</li> <li>N-ch open drain: 2</li> </ul>										
Time-base timer	Interval time: 0.256 ms to 8.3 s (external clock frequency = 4 MHz)													
Hardware/software watchdog timer	<ul style="list-style-type: none"> <li>Reset generation cycle Main oscillation clock at 10 MHz: 105 ms (Min)</li> <li>The sub-CR clock can be used as the source clock of the hardware watchdog timer.</li> </ul>													
Wild register	It can be used to replace 3 bytes of data.													
LIN-UART	No LIN-UART													
8/10-bit A/D converter	<ul style="list-style-type: none"> <li>2 channels</li> <li>8-bit or 10-bit resolution can be selected.</li> </ul>													
8/16-bit composite timer	<ul style="list-style-type: none"> <li>1 channel</li> <li>The timer can be configured as an "8-bit timer × 2 channels" or a "16-bit timer × 1 channel".</li> <li>It has the following functions: interval timer function, PWC function, PWM function and input capture function.</li> <li>Count clock: it can be selected from internal clocks (seven types) and external clocks.</li> <li>It can output square wave.</li> </ul>													
External interrupt	<ul style="list-style-type: none"> <li>2 channels</li> <li>Interrupt by edge detection (The rising edge, falling edge, or both edges can be selected.)</li> <li>It can be used to wake up the device from standby modes.</li> </ul>													
On-chip debug	<ul style="list-style-type: none"> <li>1-wire serial control</li> <li>It supports serial writing (asynchronous mode).</li> </ul>													
Watch prescaler	Eight different time intervals can be selected.													
Flash memory	<ul style="list-style-type: none"> <li>It supports automatic programming (Embedded Algorithm) and program/erase/erase-suspend/erase-resume commands.</li> <li>It has a flag indicating the completion of the operation of Embedded Algorithm.</li> <li>Flash security feature for protecting the content of the Flash memory</li> </ul> <table border="1"> <tr> <td>Number of program/erase cycles</td><td>1000</td><td>10000</td><td>100000</td></tr> <tr> <td>Data retention time</td><td>20 years</td><td>10 years</td><td>5 years</td></tr> </table>						Number of program/erase cycles	1000	10000	100000	Data retention time	20 years	10 years	5 years
Number of program/erase cycles	1000	10000	100000											
Data retention time	20 years	10 years	5 years											
Standby mode	Sleep mode, stop mode, watch mode, time-base timer mode													
Package	<ul style="list-style-type: none"> <li>DIP-8P-M03</li> <li>FPT-8P-M08</li> </ul>													

# MB95560H/570H/580H Series

- MB95580H Series

Part number Parameter	MB95F582H	MB95F583H	MB95F584H	MB95F582K	MB95F583K	MB95F584K			
Type	Flash memory product								
Clock supervisor counter	It supervises the main clock oscillation.								
Flash memory capacity	8 Kbyte	12 Kbyte	20 Kbyte	8 Kbyte	12 Kbyte	20 Kbyte			
RAM capacity	240 bytes	496 bytes	496 bytes	240 bytes	496 bytes	496 bytes			
Power-on reset	Yes								
Low-voltage detection reset	No			Yes					
Reset input	Dedicated			Selected through software					
CPU functions	<ul style="list-style-type: none"> <li>Number of basic instructions : 136</li> <li>Instruction bit length : 8 bits</li> <li>Instruction length : 1 to 3 bytes</li> <li>Data bit length : 1, 8 and 16 bits</li> <li>Minimum instruction execution time : 61.5 ns (machine clock frequency = 16.25 MHz)</li> <li>Interrupt processing time : 0.6 µs (machine clock frequency = 16.25 MHz)</li> </ul>								
General-purpose I/O	<ul style="list-style-type: none"> <li>I/O ports (Max) : 12</li> <li>CMOS I/O : 11</li> <li>N-ch open drain: 1</li> </ul>			<ul style="list-style-type: none"> <li>I/O ports (Max) : 13</li> <li>CMOS I/O : 11</li> <li>N-ch open drain: 2</li> </ul>					
Time-base timer	Interval time: 0.256 ms to 8.3 s (external clock frequency = 4 MHz)								
Hardware/software watchdog timer	<ul style="list-style-type: none"> <li>Reset generation cycle Main oscillation clock at 10 MHz: 105 ms (Min)</li> <li>The sub-CR clock can be used as the source clock of the hardware watchdog timer.</li> </ul>								
Wild register	It can be used to replace 3 bytes of data.								
LIN-UART	<ul style="list-style-type: none"> <li>A wide range of communication speed can be selected by a dedicated reload timer.</li> <li>It has a full duplex double buffer.</li> <li>Clock-synchronized serial data transfer and clock-asynchronized serial data transfer is enabled.</li> <li>The LIN function can be used as a LIN master or a LIN slave.</li> </ul>								
8/10-bit A/D converter	<p>5 channels</p> <p>8-bit or 10-bit resolution can be selected.</p>								
8/16-bit composite timer	<p>1 channel</p> <ul style="list-style-type: none"> <li>The timer can be configured as an "8-bit timer × 2 channels" or a "16-bit timer × 1 channel".</li> <li>It has the following functions: interval timer function, PWC function, PWM function and input capture function.</li> <li>Count clock: it can be selected from internal clocks (seven types) and external clocks.</li> <li>It can output square wave.</li> </ul>								
External interrupt	<p>6 channels</p> <ul style="list-style-type: none"> <li>Interrupt by edge detection (The rising edge, falling edge, or both edges can be selected.)</li> <li>It can be used to wake up the device from standby modes.</li> </ul>								
On-chip debug	<ul style="list-style-type: none"> <li>1-wire serial control</li> <li>It supports serial writing (asynchronous mode).</li> </ul>								

(Continued)

# MB95560H/570H/580H Series

(Continued)

Part number Parameter	MB95F582H	MB95F583H	MB95F584H	MB95F582K	MB95F583K	MB95F584K								
Watch prescaler	Eight different time intervals can be selected.													
Flash memory	<ul style="list-style-type: none"> <li>• It supports automatic programming (Embedded Algorithm) and program/erase/erase-suspend/erase-resume commands.</li> <li>• It has a flag indicating the completion of the operation of Embedded Algorithm.</li> <li>• Flash security feature for protecting the content of the Flash memory</li> </ul> <table border="1" style="margin-top: 5px;"> <tr> <td>Number of program/erase cycles</td><td>1000</td><td>10000</td><td>100000</td></tr> <tr> <td>Data retention time</td><td>20 years</td><td>10 years</td><td>5 years</td></tr> </table>						Number of program/erase cycles	1000	10000	100000	Data retention time	20 years	10 years	5 years
Number of program/erase cycles	1000	10000	100000											
Data retention time	20 years	10 years	5 years											
Standby mode	Sleep mode, stop mode, watch mode, time-base timer mode													
Package	LCC-32P-M19 FPT-16P-M08 FPT-16P-M23													

# MB95560H/570H/580H Series

## ■ PACKAGES AND CORRESPONDING PRODUCTS

- MB95560H Series

Part number Package	MB95F562H	MB95F562K	MB95F563H	MB95F563K	MB95F564H	MB95F564K
LCC-32P-M19	O	O	O	O	O	O
FPT-20P-M09	O	O	O	O	O	O
FPT-20P-M10	O	O	O	O	O	O
FPT-16P-M08	X	X	X	X	X	X
FPT-16P-M23	X	X	X	X	X	X
DIP-8P-M03	X	X	X	X	X	X
FPT-8P-M08	X	X	X	X	X	X

- MB95570H Series

Part number Package	MB95F572H	MB95F572K	MB95F573H	MB95F573K	MB95F574H	MB95F574K
LCC-32P-M19	X	X	X	X	X	X
FPT-20P-M09	X	X	X	X	X	X
FPT-20P-M10	X	X	X	X	X	X
FPT-16P-M08	X	X	X	X	X	X
FPT-16P-M23	X	X	X	X	X	X
DIP-8P-M03	O	O	O	O	O	O
FPT-8P-M08	O	O	O	O	O	O

- MB95580H Series

Part number Package	MB95F582H	MB95F582K	MB95F583H	MB95F583K	MB95F584H	MB95F584K
LCC-32P-M19	O	O	O	O	O	O
FPT-20P-M09	X	X	X	X	X	X
FPT-20P-M10	X	X	X	X	X	X
FPT-16P-M08	O	O	O	O	O	O
FPT-16P-M23	O	O	O	O	O	O
DIP-8P-M03	X	X	X	X	X	X
FPT-8P-M08	X	X	X	X	X	X

O: Available

X: Unavailable

## ■ DIFFERENCES AMONG PRODUCTS AND NOTES ON PRODUCT SELECTION

- Current consumption

When using the on-chip debug function, take account of the current consumption of Flash program/erase.  
For details of current consumption, see “■ ELECTRICAL CHARACTERISTICS”.

- Package

For details of information on each package, see “■ PACKAGES AND CORRESPONDING PRODUCTS” and  
“■ PACKAGE DIMENSION”.

- Operating voltage

The operating voltage varies, depending on whether the on-chip debug function is used or not.  
For details of the operating voltage, see “■ ELECTRICAL CHARACTERISTICS”.

- On-chip debug function

The on-chip debug function requires that V<sub>cc</sub>, V<sub>ss</sub> and one serial wire be connected to an evaluation tool.  
For details of the connection method, refer to “CHAPTER 21 EXAMPLE OF SERIAL PROGRAMMING CONNECTION” in the hardware manual of the MB95560H/570H/580H Series.

# MB95560H/570H/580H Series


## ■ PIN ASSIGNMENT

X1/PF1	1	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	25
(TOP VIEW)																	
X0/PF0	2	32	31	30	29	28	27	26	25								
Vss	3									24	P07/INT07						
X1A/PG2	4									23	P12/EC0/DBG						
X0A/PG1	5	LCC-32P-M19								22	P06/INT06/TO01						
Vcc	6	(MB95560H Series)								21	P05/INT05/AN05/TO00						
C	7									20	P04/INT04/AN04/SIN/EC0						
RST/PF2	8	The number of usable pins is 20.	9	10	11	12	13	14	15	19	P03/INT03/AN03/SOT						
										18	P02/INT02/AN02/SCK						
										17	P01/AN01						
			TO11/P63	TO10/P62	NC	NC	NC	NC	NC	P00/AN00							
										P64/EC1							
X0/PF0	1	(TOP VIEW)										20	P12/EC0/DBG				
X1/PF1	2											19	P07/INT07				
Vss	3											18	P06/INT06/TO01				
X1A/PG2	4											17	P05/INT05/AN05/TO00				
X0A/PG1	5	FPT-20P-M09										16	P04/INT04/AN04/SIN/EC0				
Vcc	6	FPT-20P-M10										15	P03/INT03/AN03/SOT				
C	7	(MB95560H Series)										14	P02/INT02/AN02/SCK				
RST/PF2	8											13	P01/AN01				
TO10/P62	9											12	P00/AN00				
TO11/P63	10											11	P64/EC1				

(Continued)

# MB95560H/570H/580H Series

(Continued)



# MB95560H/570H/580H Series

## ■ PIN FUNCTIONS (MB95560H Series, 32 pins)

Pin no.	Pin name	I/O circuit type*	Function
1	PF1	B	General-purpose I/O port
	X1		Main clock I/O oscillation pin
2	PF0	B	General-purpose I/O port
	X0		Main clock input oscillation pin
3	V <sub>ss</sub>	—	Power supply pin (GND)
4	PG2	C	General-purpose I/O port
	X1A		Subclock I/O oscillation pin
5	PG1	C	General-purpose I/O port
	X0A		Subclock input oscillation pin
6	V <sub>cc</sub>	—	Power supply pin
7	C	—	Decoupling capacitor connection pin
8	PF2	A	General-purpose I/O port
	<u>RST</u>		Reset pin Dedicated reset pin on MB95F562H/F563H/F564H
9	P63	E	General-purpose I/O port High-current pin
	TO11		8/16-bit composite timer ch. 1 output pin
10	P62	E	General-purpose I/O port High-current pin
	TO10		8/16-bit composite timer ch. 1 output pin
11	NC	—	It is an internally connected pin. Always leave it unconnected.
12			
13			
14			
15	P00	D	General-purpose I/O port High-current pin
	AN00		A/D converter analog input pin
16	P64	E	General-purpose I/O port High-current pin
	EC1		8/16-bit composite timer ch. 1 clock input pin
17	P01	D	General-purpose I/O port High-current pin
	AN01		A/D converter analog input pin
18	P02	D	General-purpose I/O port High-current pin
	INT02		External interrupt input pin
	AN02		A/D converter analog input pin
	SCK		LIN-UART clock I/O pin

(Continued)

# MB95560H/570H/580H Series

(Continued)

Pin no.	Pin name	I/O circuit type*	Function
19	P03	D	General-purpose I/O port High-current pin
	INT03		External interrupt input pin
	AN03		A/D converter analog input pin
	SOT		LIN-UART data output pin
20	P04	D	General-purpose I/O port
	INT04		External interrupt input pin
	AN04		A/D converter analog input pin
	SIN		LIN-UART data input pin
	EC0		8/16-bit composite timer ch. 0 clock input pin
21	P05	D	General-purpose I/O port High-current pin
	INT05		External interrupt input pin
	AN05		A/D converter analog input pin
	TO00		8/16-bit composite timer ch. 0 output pin
22	P06	E	General-purpose I/O port High-current pin
	INT06		External interrupt input pin
	TO01		8/16-bit composite timer ch. 0 output pin
23	P12	F	General-purpose I/O port
	EC0		8/16-bit composite timer ch. 0 clock input pin
	DBG		DBG input pin
24	P07	E	General-purpose I/O port High-current pin
	INT07		External interrupt input pin
25	NC	—	It is an internally connected pin. Always leave it unconnected.
26			
27			
28			
29			
30			
31			
32			

\*: For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

# MB95560H/570H/580H Series

## ■ PIN FUNCTIONS (MB95560H Series, 20 pins)

Pin no.	Pin name	I/O circuit type*	Function
1	PF0	B	General-purpose I/O port
	X0		Main clock input oscillation pin
2	PF1	B	General-purpose I/O port
	X1		Main clock I/O oscillation pin
3	V <sub>ss</sub>	—	Power supply pin (GND)
4	PG2	C	General-purpose I/O port
	X1A		Subclock I/O oscillation pin
5	PG1	C	General-purpose I/O port
	X0A		Subclock input oscillation pin
6	V <sub>cc</sub>	—	Power supply pin
7	C	—	Decoupling capacitor connection pin
8	PF2	A	General-purpose I/O port
	<u>RST</u>		Reset pin Dedicated reset pin on MB95F562H/F563H/F564H
9	P62	E	General-purpose I/O port High-current pin
	TO10		8/16-bit composite timer ch. 1 output pin
10	P63	E	General-purpose I/O port High-current pin
	TO11		8/16-bit composite timer ch. 1 output pin
11	P64	E	General-purpose I/O port High-current pin
	EC1		8/16-bit composite timer ch. 1 clock input pin
12	P00	D	General-purpose I/O port High-current pin
	AN00		A/D converter analog input pin
13	P01	D	General-purpose I/O port High-current pin
	AN01		A/D converter analog input pin
14	P02	D	General-purpose I/O port High-current pin
	INT02		External interrupt input pin
	AN02		A/D converter analog input pin
	SCK		LIN-UART clock I/O pin
15	P03	D	General-purpose I/O port High-current pin
	INT03		External interrupt input pin
	AN03		A/D converter analog input pin
	SOT		LIN-UART data output pin

(Continued)

# MB95560H/570H/580H Series

(Continued)

Pin no.	Pin name	I/O circuit type*	Function
16	P04	D	General-purpose I/O port
	INT04		External interrupt input pin
	AN04		A/D converter analog input pin
	SIN		LIN-UART data input pin
	EC0		8/16-bit composite timer ch. 0 clock input pin
17	P05	D	General-purpose I/O port High-current pin
	INT05		External interrupt input pin
	AN05		A/D converter analog input pin
	TO00		8/16-bit composite timer ch. 0 output pin
18	P06	E	General-purpose I/O port High-current pin
	INT06		External interrupt input pin
	TO01		8/16-bit composite timer ch. 0 output pin
19	P07	E	General-purpose I/O port High-current pin
	INT07		External interrupt input pin
20	P12	F	General-purpose I/O port
	EC0		8/16-bit composite timer ch. 0 clock input pin
	DBG		DBG input pin

\*: For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

# MB95560H/570H/580H Series

## ■ PIN FUNCTIONS (MB95570H Series, 8 pins)

Pin no.	Pin name	I/O circuit type*	Function
1	V <sub>ss</sub>	—	Power supply pin (GND)
2	V <sub>cc</sub>	—	Power supply pin
3	C	—	Decoupling capacitor connection pin
4	PF2	A	General-purpose I/O port
	<u>RST</u>		Reset pin Dedicated reset pin on MB95F572H/F573H/F574H
5	P04	D	General-purpose I/O port
	INT04		External interrupt input pin
	AN04		A/D converter analog input pin
	EC0		8/16-bit composite timer ch. 0 clock input pin
6	P05	D	General-purpose I/O port High-current pin
	AN05		A/D converter analog input pin
	TO00		8/16-bit composite timer ch. 0 output pin
7	P06	E	General-purpose I/O port High-current pin
	INT06		External interrupt input pin
	TO01		8/16-bit composite timer ch. 0 output pin
8	P12	F	General-purpose I/O port
	EC0		8/16-bit composite timer ch. 0 clock input pin
	DBG		DBG input pin

\*: For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

# MB95560H/570H/580H Series

## ■ PIN FUNCTIONS (MB95580H Series, 32 pins)

Pin no.	Pin name	I/O circuit type*	Function
1	PF1	B	General-purpose I/O port
	X1		Main clock I/O oscillation pin
2	PF0	B	General-purpose I/O port
	X0		Main clock input oscillation pin
3	V <sub>ss</sub>	—	Power supply pin (GND)
4	PG2	C	General-purpose I/O port
	X1A		Subclock I/O oscillation pin
5	PG1	C	General-purpose I/O port
	X0A		Subclock input oscillation pin
6	V <sub>cc</sub>	—	Power supply pin
7	C	—	Decoupling capacitor connection pin
8	PF2	A	General-purpose I/O port
	RST		Reset pin Dedicated reset pin on MB95F582H/F583H/F584H
9	NC	—	It is an internally connected pin. Always leave it unconnected.
10			
11			
12			
13			
14			
15			
16			
17	P01	D	General-purpose I/O port High-current pin
	AN01		A/D converter analog input pin
18	P02	D	General-purpose I/O port High-current pin
	INT02		External interrupt input pin
	AN02		A/D converter analog input pin
	SCK		LIN-UART clock I/O pin
19	P03	D	General-purpose I/O port High-current pin
	INT03		External interrupt input pin
	AN03		A/D converter analog input pin
	SOT		LIN-UART data output pin

(Continued)

# MB95560H/570H/580H Series

(Continued)

Pin no.	Pin name	I/O circuit type*	Function
20	P04	D	General-purpose I/O port
	INT04		External interrupt input pin
	AN04		A/D converter analog input pin
	SIN		LIN-UART data input pin
	EC0		8/16-bit composite timer ch. 0 clock input pin
21	P05	D	General-purpose I/O port High-current pin
	INT05		External interrupt input pin
	AN05		A/D converter analog input pin
	TO00		8/16-bit composite timer ch. 0 output pin
22	P06	E	General-purpose I/O port High-current pin
	INT06		External interrupt input pin
	TO01		8/16-bit composite timer ch. 0 output pin
23	P12	F	General-purpose I/O port
	EC0		8/16-bit composite timer ch. 0 clock input pin
	DBG		DBG input pin
24	P07	E	General-purpose I/O port High-current pin
	INT07		External interrupt input pin
25	NC	—	It is an internally connected pin. Always leave it unconnected.
26			
27			
28			
29			
30			
31			
32			

\*: For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

# MB95560H/570H/580H Series

## ■ PIN FUNCTIONS (MB95580H Series, 16 pins)

Pin no.	Pin name	I/O circuit type*	Function
1	PF0	B	General-purpose I/O port
	X0		Main clock input oscillation pin
2	PF1	B	General-purpose I/O port
	X1		Main clock I/O oscillation pin
3	V <sub>ss</sub>	—	Power supply pin (GND)
4	PG2	C	General-purpose I/O port
	X1A		Subclock I/O oscillation pin
5	PG1	C	General-purpose I/O port
	X0A		Subclock input oscillation pin
6	V <sub>cc</sub>	—	Power supply pin
7	PF2	A	General-purpose I/O port
	RESET		Reset pin Dedicated reset pin on MB95F582H/F583H/F584H
8	C	—	Decoupling capacitor connection pin
9	P02	D	General-purpose I/O port High-current pin
	INT02		External interrupt input pin
	AN02		A/D converter analog input pin
	SCK		LIN-UART clock I/O pin
10	P01	D	General-purpose I/O port High-current pin
	AN01		A/D converter analog input pin
11	P03	D	General-purpose I/O port High-current pin
	INT03		External interrupt input pin
	AN03		A/D converter analog input pin
	SOT		LIN-UART data output pin
12	P04	D	General-purpose I/O port
	INT04		External interrupt input pin
	AN04		A/D converter analog input pin
	SIN		LIN-UART data input pin
	EC0		8/16-bit composite timer ch. 0 clock input pin

(Continued)

# MB95560H/570H/580H Series

(Continued)

Pin no.	Pin name	I/O circuit type*	Function
13	P05	D	General-purpose I/O port High-current pin
	INT05		External interrupt input pin
	AN05		A/D converter analog input pin
	TO00		8/16-bit composite timer ch. 0 output pin
14	P06	E	General-purpose I/O port High-current pin
	INT06		External interrupt input pin
	TO01		8/16-bit composite timer ch. 0 output pin
15	P07	E	General-purpose I/O port High-current pin
	INT07		External interrupt input pin
16	P12	F	General-purpose I/O port
	EC0		8/16-bit composite timer ch. 0 clock input pin
	DBG		DBG input pin

\*: For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

## ■ I/O CIRCUIT TYPE

Type	Circuit	Remarks
A	<p>Reset input / Hysteresis input</p> <p>Reset output / Digital output N-ch</p>	<ul style="list-style-type: none"> <li>• N-ch open drain output</li> <li>• Hysteresis input</li> <li>• Reset output</li> </ul>
B	<p>X1</p> <p>X0</p> <p>Standby control / Port select</p> <p>P-ch</p> <p>N-ch</p> <p>Port select</p> <p>Digital output</p> <p>Digital output</p> <p>Standby control</p> <p>Hysteresis input</p> <p>Clock input</p> <p>Standby control / Port select</p> <p>P-ch</p> <p>N-ch</p> <p>Port select</p> <p>Digital output</p> <p>Digital output</p> <p>Standby control</p> <p>Hysteresis input</p>	<ul style="list-style-type: none"> <li>• Oscillation circuit</li> <li>• High-speed side</li> <li>Feedback resistance: approx. 1 MΩ</li> <li>• CMOS output</li> <li>• Hysteresis input</li> </ul>
C	<p>X1A</p> <p>X0A</p> <p>Standby control / Port select</p> <p>R</p> <p>P-ch</p> <p>N-ch</p> <p>Port select</p> <p>Pull-up control</p> <p>Digital output</p> <p>Digital output</p> <p>Standby control</p> <p>Hysteresis input</p> <p>Clock input</p> <p>Standby control / Port select</p> <p>R</p> <p>P-ch</p> <p>N-ch</p> <p>Port select</p> <p>Pull-up control</p> <p>Digital output</p> <p>Digital output</p> <p>Standby control</p> <p>Hysteresis input</p>	<ul style="list-style-type: none"> <li>• Oscillation circuit</li> <li>• Low-speed side</li> <li>Feedback resistance: approx. 10 MΩ</li> <li>• CMOS output</li> <li>• Hysteresis input</li> <li>• Pull-up control available</li> </ul>

(Continued)

# MB95560H/570H/580H Series

(Continued)

Type	Circuit	Remarks
D	<p>Pull-up control Digital output Digital output Analog input A/D control Standby control Hysteresis input</p>	<ul style="list-style-type: none"> <li>• CMOS output</li> <li>• Hysteresis input</li> <li>• Pull-up control available</li> <li>• Analog input</li> </ul>
E	<p>Pull-up control Digital output Digital output Standby control Hysteresis input</p>	<ul style="list-style-type: none"> <li>• CMOS output</li> <li>• Hysteresis input</li> <li>• Pull-up control available</li> </ul>
F	<p>Standby control Hysteresis input Digital output N-ch</p>	<ul style="list-style-type: none"> <li>• N-ch open drain output</li> <li>• Hysteresis input</li> </ul>

## ■ NOTES ON DEVICE HANDLING

- Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating. In a CMOS IC, if a voltage higher than V<sub>CC</sub> or a voltage lower than V<sub>SS</sub> is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in "1. Absolute Maximum Ratings" of "■ ELECTRICAL CHARACTERISTICS" is applied to the V<sub>CC</sub> pin or the V<sub>SS</sub> pin, a latch-up may occur.

When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.

- Stabilizing supply voltage

Supply voltage must be stabilized.

A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the V<sub>CC</sub> power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in V<sub>CC</sub> ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard V<sub>CC</sub> value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

- Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.

## ■ PIN CONNECTION

- Treatment of unused pins

If an unused input pin is left unconnected, a component may be permanently damaged due to malfunctions or latch-ups. Always pull up or pull down an unused input pin through a resistor of at least 2 kΩ. Set an unused input/output pin to the output state and leave it unconnected, or set it to the input state and treat it the same as an unused input pin. If there is an unused output pin, leave it unconnected.

- Power supply pins

To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the V<sub>CC</sub> pin and the V<sub>SS</sub> pin to the power supply and ground outside the device. In addition, connect the current supply source to the V<sub>CC</sub> pin and the V<sub>SS</sub> pin with low impedance.

It is also advisable to connect a ceramic capacitor of approximately 0.1 μF as a bypass capacitor between the V<sub>CC</sub> pin and the V<sub>SS</sub> pin at a location close to this device.

- DBG pin

Connect the DBG pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the debug mode due to noise, minimize the distance between the DBG pin and the V<sub>CC</sub> or V<sub>SS</sub> pin when designing the layout of the printed circuit board.

The DBG pin should not stay at "L" level after power-on until the reset output is released.

- RST pin

Connect the RST pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the reset mode due to noise, minimize the distance between the RST pin and the V<sub>CC</sub> or V<sub>SS</sub> pin when designing the layout of the printed circuit board.


The PF2/RST pin functions as the reset input/output pin after power-on. In addition, the reset output of the PF2/RST pin can be enabled by the RSTOE bit in the SYSC register, and the reset input function and the general purpose I/O function can be selected by the RSTEN bit in the SYSC register.

# MB95560H/570H/580H Series

- C pin


Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the V<sub>CC</sub> pin must have a capacitance larger than C<sub>S</sub>. For the connection to a decoupling capacitor C<sub>S</sub>, see the diagram below. To prevent the device from unintentionally entering a mode to which the device is not set to transit due to noise, minimize the distance between the C pin and C<sub>S</sub> and the distance between C<sub>S</sub> and the V<sub>SS</sub> pin when designing the layout of a printed circuit board.

- DBG/RST/C pins connection diagram




# MB95560H/570H/580H Series

## ■ BLOCK DIAGRAM (MB95560H Series)




# MB95560H/570H/580H Series

## ■ BLOCK DIAGRAM (MB95570H Series)



## ■ BLOCK DIAGRAM (MB95580H Series)



# MB95560H/570H/580H Series

## ■ CPU CORE

### • Memory space

The memory space of the MB95560H/570H/580H Series is 64 Kbyte in size, and consists of an I/O area, a data area, and a program area. The memory space includes areas intended for specific purposes such as general-purpose registers and a vector table. The memory maps of the MB95560H/570H/580H Series are shown below.

### • Memory maps

MB95F562H/F562K/F572H/ F572K/F582H/F582K	MB95F563H/F563K/F573H/ F573K/F583H/F583K	MB95F564H/F564K/F574H/ F574K/F584H/F584K
0000 <sub>H</sub> I/O area 0080 <sub>H</sub> Access prohibited 0090 <sub>H</sub> RAM 240 bytes 0100 <sub>H</sub> Register 0180 <sub>H</sub> Access prohibited 0F80 <sub>H</sub> Extension I/O area 1000 <sub>H</sub> Access prohibited B000 <sub>H</sub> Flash 4 Kbyte C000 <sub>H</sub> Access prohibited F000 <sub>H</sub> Flash 4 Kbyte FFFF <sub>H</sub>	0000 <sub>H</sub> I/O area 0080 <sub>H</sub> Access prohibited 0090 <sub>H</sub> RAM 496 bytes 0100 <sub>H</sub> Register 0200 <sub>H</sub> 0280 <sub>H</sub> 0F80 <sub>H</sub> Extension I/O area 1000 <sub>H</sub> Access prohibited B000 <sub>H</sub> Flash 4 Kbyte C000 <sub>H</sub> Access prohibited E000 <sub>H</sub> Flash 8 Kbyte FFFF <sub>H</sub>	0000 <sub>H</sub> I/O area 0080 <sub>H</sub> Access prohibited 0090 <sub>H</sub> RAM 496 bytes 0100 <sub>H</sub> Register 0200 <sub>H</sub> 0280 <sub>H</sub> 0F80 <sub>H</sub> Extension I/O area 1000 <sub>H</sub> Access prohibited B000 <sub>H</sub> Flash 20 Kbyte FFFF <sub>H</sub>

# MB95560H/570H/580H Series

## ■ I/O MAP (MB95560H Series)

Address	Register abbreviation	Register name	R/W	Initial value
0000 <sub>H</sub>	PDR0	Port 0 data register	R/W	00000000 <sub>B</sub>
0001 <sub>H</sub>	DDR0	Port 0 direction register	R/W	00000000 <sub>B</sub>
0002 <sub>H</sub>	PDR1	Port 1 data register	R/W	00000000 <sub>B</sub>
0003 <sub>H</sub>	DDR1	Port 1 direction register	R/W	00000000 <sub>B</sub>
0004 <sub>H</sub>	—	(Disabled)	—	—
0005 <sub>H</sub>	WATR	Oscillation stabilization wait time setting register	R/W	11111111 <sub>B</sub>
0006 <sub>H</sub>	PLLC	PLL control register	R/W	000X0000 <sub>B</sub>
0007 <sub>H</sub>	SYCC	System clock control register	R/W	XXX11011 <sub>B</sub>
0008 <sub>H</sub>	STBC	Standby control register	R/W	00000000 <sub>B</sub>
0009 <sub>H</sub>	RSRR	Reset source register	R/W	000XXXXX <sub>B</sub>
000A <sub>H</sub>	TBTC	Time-base timer control register	R/W	00000000 <sub>B</sub>
000B <sub>H</sub>	WPCR	Watch prescaler control register	R/W	00000000 <sub>B</sub>
000C <sub>H</sub>	WDTC	Watchdog timer control register	R/W	00XX0000 <sub>B</sub>
000D <sub>H</sub>	SYCC2	System clock control register 2	R/W	XXXX0011 <sub>B</sub>
000E <sub>H</sub>	STBC2	Standby control register 2	R/W	00000000 <sub>B</sub>
000F <sub>H</sub> to 0015 <sub>H</sub>	—	(Disabled)	—	—
0016 <sub>H</sub>	PDR6	Port 6 data register	R/W	00000000 <sub>B</sub>
0017 <sub>H</sub>	DDR6	Port 6 direction register	R/W	00000000 <sub>B</sub>
0018 <sub>H</sub> to 0027 <sub>H</sub>	—	(Disabled)	—	—
0028 <sub>H</sub>	PDRF	Port F data register	R/W	00000000 <sub>B</sub>
0029 <sub>H</sub>	DDRF	Port F direction register	R/W	00000000 <sub>B</sub>
002A <sub>H</sub>	PDRG	Port G data register	R/W	00000000 <sub>B</sub>
002B <sub>H</sub>	DDRG	Port G direction register	R/W	00000000 <sub>B</sub>
002C <sub>H</sub>	PUL0	Port 0 pull-up register	R/W	00000000 <sub>B</sub>
002D <sub>H</sub> to 0032 <sub>H</sub>	—	(Disabled)	—	—
0033 <sub>H</sub>	PUL6	Port 6 pull-up register	R/W	00000000 <sub>B</sub>
0034 <sub>H</sub>	—	(Disabled)	—	—
0035 <sub>H</sub>	PULG	Port G pull-up register	R/W	00000000 <sub>B</sub>
0036 <sub>H</sub>	T01CR1	8/16-bit composite timer 01 status control register 1	R/W	00000000 <sub>B</sub>
0037 <sub>H</sub>	T00CR1	8/16-bit composite timer 00 status control register 1	R/W	00000000 <sub>B</sub>
0038 <sub>H</sub>	T11CR1	8/16-bit composite timer 11 status control register 1	R/W	00000000 <sub>B</sub>
0039 <sub>H</sub>	T10CR1	8/16-bit composite timer 10 status control register 1	R/W	00000000 <sub>B</sub>
003A <sub>H</sub> to 0048 <sub>H</sub>	—	(Disabled)	—	—

(Continued)

# MB95560H/570H/580H Series

Address	Register abbreviation	Register name	R/W	Initial value
0049 <sub>H</sub>	EIC10	External interrupt circuit control register ch. 2/ch. 3	R/W	00000000 <sub>B</sub>
004A <sub>H</sub>	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	00000000 <sub>B</sub>
004B <sub>H</sub>	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	00000000 <sub>B</sub>
004C <sub>H</sub> , 004D <sub>H</sub>	—	(Disabled)	—	—
004E <sub>H</sub>	LVDR	LVDR reset voltage selection ID register	R/W	00000000 <sub>B</sub>
004F <sub>H</sub>	—	(Disabled)	—	—
0050 <sub>H</sub>	SCR	LIN-UART serial control register	R/W	00000000 <sub>B</sub>
0051 <sub>H</sub>	SMR	LIN-UART serial mode register	R/W	00000000 <sub>B</sub>
0052 <sub>H</sub>	SSR	LIN-UART serial status register	R/W	00001000 <sub>B</sub>
0053 <sub>H</sub>	RDR	LIN-UART receive data register	R/W	00000000 <sub>B</sub>
	TDR	LIN-UART transmit data register	R/W	00000000 <sub>B</sub>
0054 <sub>H</sub>	ESCR	LIN-UART extended status control register	R/W	00000100 <sub>B</sub>
0055 <sub>H</sub>	ECCR	LIN-UART extended communication control register	R/W	000000XX <sub>B</sub>
0056 <sub>H</sub> to 006B <sub>H</sub>	—	(Disabled)	—	—
006C <sub>H</sub>	ADC1	8/10-bit A/D converter control register 1	R/W	00000000 <sub>B</sub>
006D <sub>H</sub>	ADC2	8/10-bit A/D converter control register 2	R/W	00000000 <sub>B</sub>
006E <sub>H</sub>	ADDH	8/10-bit A/D converter data register (upper)	R/W	00000000 <sub>B</sub>
006F <sub>H</sub>	ADDL	8/10-bit A/D converter data register (lower)	R/W	00000000 <sub>B</sub>
0070 <sub>H</sub>	—	(Disabled)	—	—
0071 <sub>H</sub>	FSR2	Flash memory status register 2	R/W	00000000 <sub>B</sub>
0072 <sub>H</sub>	FSR	Flash memory status register	R/W	000X0000 <sub>B</sub>
0073 <sub>H</sub>	SWRE0	Flash memory sector write control register 0	R/W	00000000 <sub>B</sub>
0074 <sub>H</sub>	FSR3	Flash memory status register 3	R	000XXXXX <sub>B</sub>
0075 <sub>H</sub>	FSR4	Flash memory status register 4	R/W	00000000 <sub>B</sub>
0076 <sub>H</sub>	WREN	Wild register address compare enable register	R/W	00000000 <sub>B</sub>
0077 <sub>H</sub>	WROR	Wild register data test setting register	R/W	00000000 <sub>B</sub>
0078 <sub>H</sub>	—	Mirror of register bank pointer (RP) and direct bank pointer (DP)	—	—
0079 <sub>H</sub>	ILR0	Interrupt level setting register 0	R/W	11111111 <sub>B</sub>
007A <sub>H</sub>	ILR1	Interrupt level setting register 1	R/W	11111111 <sub>B</sub>
007B <sub>H</sub>	ILR2	Interrupt level setting register 2	R/W	11111111 <sub>B</sub>
007C <sub>H</sub>	ILR3	Interrupt level setting register 3	R/W	11111111 <sub>B</sub>
007D <sub>H</sub>	ILR4	Interrupt level setting register 4	R/W	11111111 <sub>B</sub>
007E <sub>H</sub>	ILR5	Interrupt level setting register 5	R/W	11111111 <sub>B</sub>
007F <sub>H</sub>	—	(Disabled)	—	—
0F80 <sub>H</sub>	WRARH0	Wild register address setting register (upper) ch. 0	R/W	00000000 <sub>B</sub>
0F81 <sub>H</sub>	WRARL0	Wild register address setting register (lower) ch. 0	R/W	00000000 <sub>B</sub>
0F82 <sub>H</sub>	WRDR0	Wild register data setting register ch. 0	R/W	00000000 <sub>B</sub>

(Continued)

# MB95560H/570H/580H Series

Address	Register abbreviation	Register name	R/W	Initial value
0F83 <sub>H</sub>	WRARH1	Wild register address setting register (upper) ch. 1	R/W	00000000 <sub>B</sub>
0F84 <sub>H</sub>	WRARL1	Wild register address setting register (lower) ch. 1	R/W	00000000 <sub>B</sub>
0F85 <sub>H</sub>	WRDR1	Wild register data setting register ch. 1	R/W	00000000 <sub>B</sub>
0F86 <sub>H</sub>	WRARH2	Wild register address setting register (upper) ch. 2	R/W	00000000 <sub>B</sub>
0F87 <sub>H</sub>	WRARL2	Wild register address setting register (lower) ch. 2	R/W	00000000 <sub>B</sub>
0F88 <sub>H</sub>	WRDR2	Wild register data setting register ch. 2	R/W	00000000 <sub>B</sub>
0F89 <sub>H</sub> to 0F91 <sub>H</sub>	—	(Disabled)	—	—
0F92 <sub>H</sub>	T01CR0	8/16-bit composite timer 01 status control register 0	R/W	00000000 <sub>B</sub>
0F93 <sub>H</sub>	T00CR0	8/16-bit composite timer 00 status control register 0	R/W	00000000 <sub>B</sub>
0F94 <sub>H</sub>	T01DR	8/16-bit composite timer 01 data register	R/W	00000000 <sub>B</sub>
0F95 <sub>H</sub>	T00DR	8/16-bit composite timer 00 data register	R/W	00000000 <sub>B</sub>
0F96 <sub>H</sub>	TMCR0	8/16-bit composite timer 00/01 timer mode control register	R/W	00000000 <sub>B</sub>
0F97 <sub>H</sub>	T11CR0	8/16-bit composite timer 11 status control register 0	R/W	00000000 <sub>B</sub>
0F98 <sub>H</sub>	T10CR0	8/16-bit composite timer 10 status control register 0	R/W	00000000 <sub>B</sub>
0F99 <sub>H</sub>	T11DR	8/16-bit composite timer 11 data register	R/W	00000000 <sub>B</sub>
0F9A <sub>H</sub>	T10DR	8/16-bit composite timer 10 data register	R/W	00000000 <sub>B</sub>
0F9B <sub>H</sub>	TMCR1	8/16-bit composite timer 10/11 timer mode control register	R/W	00000000 <sub>B</sub>
0F9C <sub>H</sub> to 0FB <sub>H</sub>	—	(Disabled)	—	—
0FBC <sub>H</sub>	BGR1	LIN-UART baud rate generator register 1	R/W	00000000 <sub>B</sub>
0FBD <sub>H</sub>	BGR0	LIN-UART baud rate generator register 0	R/W	00000000 <sub>B</sub>
0FBE <sub>H</sub> to 0FC2 <sub>H</sub>	—	(Disabled)	—	—
0FC3 <sub>H</sub>	AIDRL	A/D input disable register (lower)	R/W	00000000 <sub>B</sub>
0FC4 <sub>H</sub> to 0FE3 <sub>H</sub>	—	(Disabled)	—	—
0FE4 <sub>H</sub>	CRT <sub>H</sub>	Main CR clock trimming register (upper)	R/W	000XXXXX <sub>B</sub>
0FE5 <sub>H</sub>	CRTL	Main CR clock trimming register (lower)	R/W	000XXXXX <sub>B</sub>
0FE6 <sub>H</sub>	—	(Disabled)	—	—
0FE7 <sub>H</sub>	CRTDA	Main CR clock temperature dependent adjustment register	R/W	000XXXXX <sub>B</sub>
0FE8 <sub>H</sub>	SYSC	System configuration register	R/W	11000011 <sub>B</sub>
0FE9 <sub>H</sub>	CMCR	Clock monitoring control register	R/W	00000000 <sub>B</sub>
0FEA <sub>H</sub>	CMDR	Clock monitoring data register	R/W	00000000 <sub>B</sub>

(Continued)

# MB95560H/570H/580H Series

(Continued)

Address	Register abbreviation	Register name	R/W	Initial value
0FEB <sub>H</sub>	WDTH	Watchdog timer selection ID register (upper)	R	XXXXXXXX <sub>B</sub>
0FEC <sub>H</sub>	WDTL	Watchdog timer selection ID register (lower)	R	XXXXXXXX <sub>B</sub>
0FED <sub>H</sub> to 0FFF <sub>H</sub>	—	(Disabled)	—	—

- R/W access symbols

R/W : Readable / Writable

R : Read only

- Initial value symbols

0 : The initial value of this bit is “0”.

1 : The initial value of this bit is “1”.

X : The initial value of this bit is undefined.

Note: Do not write to an address that is “(Disabled)”. If a “(Disabled)” address is read, an indeterminate value is returned.

# MB95560H/570H/580H Series

## ■ I/O MAP (MB95570H Series)

Address	Register abbreviation	Register name	R/W	Initial value
0000 <sub>H</sub>	PDR0	Port 0 data register	R/W	00000000 <sub>B</sub>
0001 <sub>H</sub>	DDR0	Port 0 direction register	R/W	00000000 <sub>B</sub>
0002 <sub>H</sub>	PDR1	Port 1 data register	R/W	00000000 <sub>B</sub>
0003 <sub>H</sub>	DDR1	Port 1 direction register	R/W	00000000 <sub>B</sub>
0004 <sub>H</sub>	—	(Disabled)	—	—
0005 <sub>H</sub>	WATR	Oscillation stabilization wait time setting register	R/W	11111111 <sub>B</sub>
0006 <sub>H</sub>	PLLC	PLL control register	R/W	000X0000 <sub>B</sub>
0007 <sub>H</sub>	SYCC	System clock control register	R/W	XXX11011 <sub>B</sub>
0008 <sub>H</sub>	STBC	Standby control register	R/W	00000000 <sub>B</sub>
0009 <sub>H</sub>	RSRR	Reset source register	R/W	000XXXXX <sub>B</sub>
000A <sub>H</sub>	TBTC	Time-base timer control register	R/W	00000000 <sub>B</sub>
000B <sub>H</sub>	WPCR	Watch prescaler control register	R/W	00000000 <sub>B</sub>
000C <sub>H</sub>	WDTC	Watchdog timer control register	R/W	00XX0000 <sub>B</sub>
000D <sub>H</sub>	SYCC2	System clock control register 2	R/W	XXXX0011 <sub>B</sub>
000E <sub>H</sub>	STBC2	Standby control register 2	R/W	00000000 <sub>B</sub>
000F <sub>H</sub> to 0027 <sub>H</sub>	—	(Disabled)	—	—
0028 <sub>H</sub>	PDRF	Port F data register	R/W	00000000 <sub>B</sub>
0029 <sub>H</sub>	DDRF	Port F direction register	R/W	00000000 <sub>B</sub>
002A <sub>H</sub> , 002B <sub>H</sub>	—	(Disabled)	—	—
002C <sub>H</sub>	PUL0	Port 0 pull-up register	R/W	00000000 <sub>B</sub>
002D <sub>H</sub> to 0035 <sub>H</sub>	—	(Disabled)	—	—
0036 <sub>H</sub>	T01CR1	8/16-bit composite timer 01 status control register 1	R/W	00000000 <sub>B</sub>
0037 <sub>H</sub>	T00CR1	8/16-bit composite timer 00 status control register 1	R/W	00000000 <sub>B</sub>
0038 <sub>H</sub> to 0049 <sub>H</sub>	—	(Disabled)	—	—
004A <sub>H</sub>	EIC20	External interrupt circuit control register ch. 4	R/W	00000000 <sub>B</sub>
004B <sub>H</sub>	EIC30	External interrupt circuit control register ch. 6	R/W	00000000 <sub>B</sub>
004C <sub>H</sub> , 004D <sub>H</sub>	—	(Disabled)	—	—
004E <sub>H</sub>	LVDR	LVDR reset voltage selection ID register	R/W	00000000 <sub>B</sub>
004F <sub>H</sub> to 006B <sub>H</sub>	—	(Disabled)	—	—

(Continued)

# MB95560H/570H/580H Series

Address	Register abbreviation	Register name	R/W	Initial value
006C <sub>H</sub>	ADC1	8/10-bit A/D converter control register 1	R/W	00000000 <sub>B</sub>
006D <sub>H</sub>	ADC2	8/10-bit A/D converter control register 2	R/W	00000000 <sub>B</sub>
006E <sub>H</sub>	ADDH	8/10-bit A/D converter data register (upper)	R/W	00000000 <sub>B</sub>
006F <sub>H</sub>	ADDL	8/10-bit A/D converter data register (lower)	R/W	00000000 <sub>B</sub>
0070 <sub>H</sub>	—	(Disabled)	—	—
0071 <sub>H</sub>	FSR2	Flash memory status register 2	R/W	00000000 <sub>B</sub>
0072 <sub>H</sub>	FSR	Flash memory status register	R/W	000X0000 <sub>B</sub>
0073 <sub>H</sub>	SWRE0	Flash memory sector write control register 0	R/W	00000000 <sub>B</sub>
0074 <sub>H</sub>	FSR3	Flash memory status register 3	R	000XXXXX <sub>B</sub>
0075 <sub>H</sub>	FSR4	Flash memory status register 4	R/W	00000000 <sub>B</sub>
0076 <sub>H</sub>	WREN	Wild register address compare enable register	R/W	00000000 <sub>B</sub>
0077 <sub>H</sub>	WROR	Wild register data test setting register	R/W	00000000 <sub>B</sub>
0078 <sub>H</sub>	—	Mirror of register bank pointer (RP) and direct bank pointer (DP)	—	—
0079 <sub>H</sub>	ILR0	Interrupt level setting register 0	R/W	11111111 <sub>B</sub>
007A <sub>H</sub>	ILR1	Interrupt level setting register 1	R/W	11111111 <sub>B</sub>
007B <sub>H</sub> , 007C <sub>H</sub>	—	(Disabled)	—	—
007D <sub>H</sub>	ILR4	Interrupt level setting register 4	R/W	11111111 <sub>B</sub>
007E <sub>H</sub>	ILR5	Interrupt level setting register 5	R/W	11111111 <sub>B</sub>
007F <sub>H</sub>	—	(Disabled)	—	—
0F80 <sub>H</sub>	WRARH0	Wild register address setting register (upper) ch. 0	R/W	00000000 <sub>B</sub>
0F81 <sub>H</sub>	WRARL0	Wild register address setting register (lower) ch. 0	R/W	00000000 <sub>B</sub>
0F82 <sub>H</sub>	WRDR0	Wild register data setting register ch. 0	R/W	00000000 <sub>B</sub>
0F83 <sub>H</sub>	WRARH1	Wild register address setting register (upper) ch. 1	R/W	00000000 <sub>B</sub>
0F84 <sub>H</sub>	WRARL1	Wild register address setting register (lower) ch. 1	R/W	00000000 <sub>B</sub>
0F85 <sub>H</sub>	WRDR1	Wild register data setting register ch. 1	R/W	00000000 <sub>B</sub>
0F86 <sub>H</sub>	WRARH2	Wild register address setting register (upper) ch. 2	R/W	00000000 <sub>B</sub>
0F87 <sub>H</sub>	WRARL2	Wild register address setting register (lower) ch. 2	R/W	00000000 <sub>B</sub>
0F88 <sub>H</sub>	WRDR2	Wild register data setting register ch. 2	R/W	00000000 <sub>B</sub>
0F89 <sub>H</sub> to 0F91 <sub>H</sub>	—	(Disabled)	—	—
0F92 <sub>H</sub>	T01CR0	8/16-bit composite timer 01 status control register 0	R/W	00000000 <sub>B</sub>
0F93 <sub>H</sub>	T00CR0	8/16-bit composite timer 00 status control register 0	R/W	00000000 <sub>B</sub>
0F94 <sub>H</sub>	T01DR	8/16-bit composite timer 01 data register	R/W	00000000 <sub>B</sub>
0F95 <sub>H</sub>	T00DR	8/16-bit composite timer 00 data register	R/W	00000000 <sub>B</sub>
0F96 <sub>H</sub>	TMCR0	8/16-bit composite timer 00/01 timer mode control register	R/W	00000000 <sub>B</sub>
0F97 <sub>H</sub> to 0FC2 <sub>H</sub>	—	(Disabled)	—	—

(Continued)

# MB95560H/570H/580H Series

(Continued)

Address	Register abbreviation	Register name	R/W	Initial value
0FC3 <sub>H</sub>	AIDRL	A/D input disable register (lower)	R/W	00000000 <sub>B</sub>
0FC4 <sub>H</sub> to 0FE3 <sub>H</sub>	—	(Disabled)	—	—
0FE4 <sub>H</sub>	CRTTH	Main CR clock trimming register (upper)	R/W	000XXXXX <sub>B</sub>
0FE5 <sub>H</sub>	CRTL	Main CR clock trimming register (lower)	R/W	000XXXXX <sub>B</sub>
0FE6 <sub>H</sub>	—	(Disabled)	—	—
0FE7 <sub>H</sub>	CRTDA	Main CR clock temperature dependent adjustment register	R/W	000XXXXX <sub>B</sub>
0FE8 <sub>H</sub>	SYSC	System configuration register	R/W	11000011 <sub>B</sub>
0FE9 <sub>H</sub>	CMCR	Clock monitoring control register	R/W	00000000 <sub>B</sub>
0FEA <sub>H</sub>	CMDR	Clock monitoring data register	R/W	00000000 <sub>B</sub>
0FEB <sub>H</sub>	WDTH	Watchdog timer selection ID register (upper)	R/W	XXXXXXXX <sub>B</sub>
0FEC <sub>H</sub>	WDTL	Watchdog timer selection ID register (lower)	R/W	XXXXXXXX <sub>B</sub>
0FED <sub>H</sub> to 0FFF <sub>H</sub>	—	(Disabled)	—	—

- R/W access symbols

R/W : Readable / Writable

R : Read only

- Initial value symbols

0 : The initial value of this bit is “0”.

1 : The initial value of this bit is “1”.

X : The initial value of this bit is undefined.

Note: Do not write to an address that is “(Disabled)”. If a “(Disabled)” address is read, an indeterminate value is returned.

# MB95560H/570H/580H Series

## ■ I/O MAP (MB95580H Series)

Address	Register abbreviation	Register name	R/W	Initial value
0000 <sub>H</sub>	PDR0	Port 0 data register	R/W	00000000 <sub>B</sub>
0001 <sub>H</sub>	DDR0	Port 0 direction register	R/W	00000000 <sub>B</sub>
0002 <sub>H</sub>	PDR1	Port 1 data register	R/W	00000000 <sub>B</sub>
0003 <sub>H</sub>	DDR1	Port 1 direction register	R/W	00000000 <sub>B</sub>
0004 <sub>H</sub>	—	(Disabled)	—	—
0005 <sub>H</sub>	WATR	Oscillation stabilization wait time setting register	R/W	11111111 <sub>B</sub>
0006 <sub>H</sub>	PLLC	PLL control register	R/W	000X0000 <sub>B</sub>
0007 <sub>H</sub>	SYCC	System clock control register	R/W	XXX11011 <sub>B</sub>
0008 <sub>H</sub>	STBC	Standby control register	R/W	00000000 <sub>B</sub>
0009 <sub>H</sub>	RSRR	Reset source register	R/W	000XXXXX <sub>B</sub>
000A <sub>H</sub>	TBTC	Time-base timer control register	R/W	00000000 <sub>B</sub>
000B <sub>H</sub>	WPCR	Watch prescaler control register	R/W	00000000 <sub>B</sub>
000C <sub>H</sub>	WDTC	Watchdog timer control register	R/W	00XX0000 <sub>B</sub>
000D <sub>H</sub>	SYCC2	System clock control register 2	R/W	XXXX0011 <sub>B</sub>
000E <sub>H</sub>	STBC2	Standby control register 2	R/W	00000000 <sub>B</sub>
000F <sub>H</sub> to 0027 <sub>H</sub>	—	(Disabled)	—	—
0028 <sub>H</sub>	PDRF	Port F data register	R/W	00000000 <sub>B</sub>
0029 <sub>H</sub>	DDRF	Port F direction register	R/W	00000000 <sub>B</sub>
002A <sub>H</sub>	PDRG	Port G data register	R/W	00000000 <sub>B</sub>
002B <sub>H</sub>	DDRG	Port G direction register	R/W	00000000 <sub>B</sub>
002C <sub>H</sub>	PUL0	Port 0 pull-up register	R/W	00000000 <sub>B</sub>
002D <sub>H</sub> to 0034 <sub>H</sub>	—	(Disabled)	—	—
0035 <sub>H</sub>	PULG	Port G pull-up register	R/W	00000000 <sub>B</sub>
0036 <sub>H</sub>	T01CR1	8/16-bit composite timer 01 status control register 1	R/W	00000000 <sub>B</sub>
0037 <sub>H</sub>	T00CR1	8/16-bit composite timer 00 status control register 1	R/W	00000000 <sub>B</sub>
0038 <sub>H</sub> to 0048 <sub>H</sub>	—	(Disabled)	—	—
0049 <sub>H</sub>	EIC10	External interrupt circuit control register ch. 2/ch. 3	R/W	00000000 <sub>B</sub>
004A <sub>H</sub>	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	00000000 <sub>B</sub>
004B <sub>H</sub>	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	00000000 <sub>B</sub>
004C <sub>H</sub> , 004D <sub>H</sub>	—	(Disabled)	—	—
004E <sub>H</sub>	LVDR	LVDR reset voltage selection ID register	R/W	00000000 <sub>B</sub>
004F <sub>H</sub>	—	(Disabled)	—	—

(Continued)

# MB95560H/570H/580H Series

Address	Register abbreviation	Register name	R/W	Initial value
0050 <sub>H</sub>	SCR	LIN-UART serial control register	R/W	00000000 <sub>B</sub>
0051 <sub>H</sub>	SMR	LIN-UART serial mode register	R/W	00000000 <sub>B</sub>
0052 <sub>H</sub>	SSR	LIN-UART serial status register	R/W	00001000 <sub>B</sub>
0053 <sub>H</sub>	RDR	LIN-UART receive data register	R/W	00000000 <sub>B</sub>
	TDR	LIN-UART transmit data register	R/W	00000000 <sub>B</sub>
0054 <sub>H</sub>	ESCR	LIN-UART extended status control register	R/W	00000100 <sub>B</sub>
0055 <sub>H</sub>	ECCR	LIN-UART extended communication control register	R/W	000000XX <sub>B</sub>
0056 <sub>H</sub> to 006B <sub>H</sub>	—	(Disabled)	—	—
006C <sub>H</sub>	ADC1	8/10-bit A/D converter control register 1	R/W	00000000 <sub>B</sub>
006D <sub>H</sub>	ADC2	8/10-bit A/D converter control register 2	R/W	00000000 <sub>B</sub>
006E <sub>H</sub>	ADDH	8/10-bit A/D converter data register (upper)	R/W	00000000 <sub>B</sub>
006F <sub>H</sub>	ADDL	8/10-bit A/D converter data register (lower)	R/W	00000000 <sub>B</sub>
0070 <sub>H</sub>	—	(Disabled)	—	—
0071 <sub>H</sub>	FSR2	Flash memory status register 2	R/W	00000000 <sub>B</sub>
0072 <sub>H</sub>	FSR	Flash memory status register	R/W	000X0000 <sub>B</sub>
0073 <sub>H</sub>	SWRE0	Flash memory sector write control register 0	R/W	00000000 <sub>B</sub>
0074 <sub>H</sub>	FSR3	Flash memory status register 3	R	000XXXXX <sub>B</sub>
0075 <sub>H</sub>	FSR4	Flash memory status register 4	R/W	00000000 <sub>B</sub>
0076 <sub>H</sub>	WREN	Wild register address compare enable register	R/W	00000000 <sub>B</sub>
0077 <sub>H</sub>	WROR	Wild register data test setting register	R/W	00000000 <sub>B</sub>
0078 <sub>H</sub>	—	Mirror of register bank pointer (RP) and direct bank pointer (DP)	—	—
0079 <sub>H</sub>	ILR0	Interrupt level setting register 0	R/W	11111111 <sub>B</sub>
007A <sub>H</sub>	ILR1	Interrupt level setting register 1	R/W	11111111 <sub>B</sub>
007B <sub>H</sub>	ILR2	Interrupt level setting register 2	R/W	11111111 <sub>B</sub>
007C <sub>H</sub>	—	(Disabled)	—	—
007D <sub>H</sub>	ILR4	Interrupt level setting register 4	R/W	11111111 <sub>B</sub>
007E <sub>H</sub>	ILR5	Interrupt level setting register 5	R/W	11111111 <sub>B</sub>
007F <sub>H</sub>	—	(Disabled)	—	—
0F80 <sub>H</sub>	WRARH0	Wild register address setting register (upper) ch. 0	R/W	00000000 <sub>B</sub>
0F81 <sub>H</sub>	WRARL0	Wild register address setting register (lower) ch. 0	R/W	00000000 <sub>B</sub>
0F82 <sub>H</sub>	WRDR0	Wild register data setting register ch. 0	R/W	00000000 <sub>B</sub>
0F83 <sub>H</sub>	WRARH1	Wild register address setting register (upper) ch. 1	R/W	00000000 <sub>B</sub>
0F84 <sub>H</sub>	WRARL1	Wild register address setting register (lower) ch. 1	R/W	00000000 <sub>B</sub>
0F85 <sub>H</sub>	WRDR1	Wild register data setting register ch. 1	R/W	00000000 <sub>B</sub>
0F86 <sub>H</sub>	WRARH2	Wild register address setting register (upper) ch. 2	R/W	00000000 <sub>B</sub>
0F87 <sub>H</sub>	WRARL2	Wild register address setting register (lower) ch. 2	R/W	00000000 <sub>B</sub>
0F88 <sub>H</sub>	WRDR2	Wild register data setting register ch. 2	R/W	00000000 <sub>B</sub>

(Continued)

# MB95560H/570H/580H Series

(Continued)

Address	Register abbreviation	Register name	R/W	Initial value
0F89 <sub>H</sub> to 0F91 <sub>H</sub>	—	(Disabled)	—	—
0F92 <sub>H</sub>	T01CR0	8/16-bit composite timer 01 status control register 0	R/W	00000000 <sub>B</sub>
0F93 <sub>H</sub>	T00CR0	8/16-bit composite timer 00 status control register 0	R/W	00000000 <sub>B</sub>
0F94 <sub>H</sub>	T01DR	8/16-bit composite timer 01 data register	R/W	00000000 <sub>B</sub>
0F95 <sub>H</sub>	T00DR	8/16-bit composite timer 00 data register	R/W	00000000 <sub>B</sub>
0F96 <sub>H</sub>	TMCR0	8/16-bit composite timer 00/01 timer mode control register	R/W	00000000 <sub>B</sub>
0F97 <sub>H</sub> to 0FB <sub>B</sub>	—	(Disabled)	—	—
0FBC <sub>H</sub>	BGR1	LIN-UART baud rate generator register 1	R/W	00000000 <sub>B</sub>
0FBD <sub>H</sub>	BGR0	LIN-UART baud rate generator register 0	R/W	00000000 <sub>B</sub>
0FBE <sub>H</sub> to 0FC2 <sub>H</sub>	—	(Disabled)	—	—
0FC3 <sub>H</sub>	AIDRL	A/D input disable register (lower)	R/W	00000000 <sub>B</sub>
0FC4 <sub>H</sub> to 0FE3 <sub>H</sub>	—	(Disabled)	—	—
0FE4 <sub>H</sub>	CRT <sub>H</sub>	Main CR clock trimming register (upper)	R/W	000XXXXX <sub>B</sub>
0FE5 <sub>H</sub>	CRTL	Main CR clock trimming register (lower)	R/W	000XXXXX <sub>B</sub>
0FE6 <sub>H</sub>	—	(Disabled)	—	—
0FE7 <sub>H</sub>	CRTDA	Main CR clock temperature dependent adjustment	R/W	000XXXXX <sub>B</sub>
0FE8 <sub>H</sub>	SYSC	System configuration register	R/W	11000011 <sub>B</sub>
0FE9 <sub>H</sub>	CMCR	Clock monitoring control register	R/W	00000000 <sub>B</sub>
0FEA <sub>H</sub>	CMDR	Clock monitoring data register	R/W	00000000 <sub>B</sub>
0FEB <sub>H</sub>	WDTH	Watchdog timer selection ID register (upper)	R/W	XXXXXXXX <sub>B</sub>
0FEC <sub>H</sub>	WDTL	Watchdog timer selection ID register (lower)	R/W	XXXXXXXX <sub>B</sub>
0FED <sub>H</sub> to 0FFF <sub>H</sub>	—	(Disabled)	—	—

- R/W access symbols

R/W : Readable / Writable

R : Read only

- Initial value symbols

0 : The initial value of this bit is “0”.

1 : The initial value of this bit is “1”.

X : The initial value of this bit is undefined.

Note: Do not write to an address that is “(Disabled)”. If a “(Disabled)” address is read, an indeterminate value is returned.

# MB95560H/570H/580H Series

## ■ INTERRUPT SOURCE TABLE (MB95560H Series)

Interrupt source	Interrupt request number	Vector table address		Bit name of interrupt level setting register	Priority order of interrupt sources of the same level (occurring simultaneously)
		Upper	Lower		
External interrupt ch. 4	IRQ00	FFF8A <sub>H</sub>	FFF8B <sub>H</sub>	L00 [1:0]	High
External interrupt ch. 5	IRQ01	FFF88 <sub>H</sub>	FFF89 <sub>H</sub>	L01 [1:0]	
External interrupt ch. 2	IRQ02	FFF66 <sub>H</sub>	FFF77 <sub>H</sub>	L02 [1:0]	
External interrupt ch. 6					
External interrupt ch. 3	IRQ03	FFF44 <sub>H</sub>	FFF55 <sub>H</sub>	L03 [1:0]	
External interrupt ch. 7					
—	IRQ04	FFF22 <sub>H</sub>	FFF33 <sub>H</sub>	L04 [1:0]	
8/16-bit composite timer ch. 0 (lower)	IRQ05	FFF00 <sub>H</sub>	FFF11 <sub>H</sub>	L05 [1:0]	
8/16-bit composite timer ch. 0 (upper)	IRQ06	FFEEE <sub>H</sub>	FFEF <sub>H</sub>	L06 [1:0]	
LIN-UART (reception)	IRQ07	FFEC <sub>H</sub>	FFED <sub>H</sub>	L07 [1:0]	
LIN-UART (transmission)	IRQ08	FFEAE <sub>H</sub>	FFEB <sub>H</sub>	L08 [1:0]	
—	IRQ09	FFE88 <sub>H</sub>	FFE99 <sub>H</sub>	L09 [1:0]	
—	IRQ10	FFE66 <sub>H</sub>	FFE77 <sub>H</sub>	L10 [1:0]	
—	IRQ11	FFE44 <sub>H</sub>	FFE55 <sub>H</sub>	L11 [1:0]	
—	IRQ12	FFE22 <sub>H</sub>	FFE33 <sub>H</sub>	L12 [1:0]	
—	IRQ13	FFE00 <sub>H</sub>	FFE11 <sub>H</sub>	L13 [1:0]	
8/16-bit composite timer ch. 1 (upper)	IRQ14	FFDE <sub>H</sub>	FFDF <sub>H</sub>	L14 [1:0]	
—	IRQ15	FFDC <sub>H</sub>	FFDD <sub>H</sub>	L15 [1:0]	
—	IRQ16	FFDA <sub>H</sub>	FFDB <sub>H</sub>	L16 [1:0]	
—	IRQ17	FFD88 <sub>H</sub>	FFD99 <sub>H</sub>	L17 [1:0]	
8/10-bit A/D converter	IRQ18	FFD66 <sub>H</sub>	FFD77 <sub>H</sub>	L18 [1:0]	
Time-base timer	IRQ19	FFD44 <sub>H</sub>	FFD55 <sub>H</sub>	L19 [1:0]	
Watch prescaler	IRQ20	FFD22 <sub>H</sub>	FFD33 <sub>H</sub>	L20 [1:0]	
—	IRQ21	FFD00 <sub>H</sub>	FFD11 <sub>H</sub>	L21 [1:0]	
8/16-bit composite timer ch. 1 (lower)	IRQ22	FFCE <sub>H</sub>	FFCF <sub>H</sub>	L22 [1:0]	
Flash memory	IRQ23	FFCC <sub>H</sub>	FFCD <sub>H</sub>	L23 [1:0]	Low

# MB95560H/570H/580H Series

## ■ INTERRUPT SOURCE TABLE (MB95570H Series)

Interrupt source	Interrupt request number	Vector table address		Bit name of interrupt level setting register	Priority order of interrupt sources of the same level (occurring simultaneously)
		Upper	Lower		
External interrupt ch. 4	IRQ00	FFF8AH	FFF9H	L00 [1:0]	High ↑
—	IRQ01	FFF8H	FFF9H	L01 [1:0]	
—	IRQ02	FFF6H	FFF7H	L02 [1:0]	
External interrupt ch. 6	IRQ03	FFF4H	FFF5H	L03 [1:0]	
—	IRQ04	FFF2H	FFF3H	L04 [1:0]	
8/16-bit composite timer ch. 0 (lower)	IRQ05	FFF0H	FFF1H	L05 [1:0]	
8/16-bit composite timer ch. 0 (upper)	IRQ06	FFEEH	FFEFH	L06 [1:0]	
—	IRQ07	FFEC <sub>H</sub>	FFED <sub>H</sub>	L07 [1:0]	
—	IRQ08	FFEA <sub>H</sub>	FFEB <sub>H</sub>	L08 [1:0]	
—	IRQ09	FFE8 <sub>H</sub>	FFE9 <sub>H</sub>	L09 [1:0]	
—	IRQ10	FFE6 <sub>H</sub>	FFE7 <sub>H</sub>	L10 [1:0]	
—	IRQ11	FFE4 <sub>H</sub>	FFE5 <sub>H</sub>	L11 [1:0]	
—	IRQ12	FFE2 <sub>H</sub>	FFE3 <sub>H</sub>	L12 [1:0]	
—	IRQ13	FFE0 <sub>H</sub>	FFE1 <sub>H</sub>	L13 [1:0]	
—	IRQ14	FFDE <sub>H</sub>	FFDF <sub>H</sub>	L14 [1:0]	
—	IRQ15	FFDC <sub>H</sub>	FFDD <sub>H</sub>	L15 [1:0]	
—	IRQ16	FFDA <sub>H</sub>	FFDB <sub>H</sub>	L16 [1:0]	
—	IRQ17	FFD8 <sub>H</sub>	FFD9 <sub>H</sub>	L17 [1:0]	
8/10-bit A/D converter	IRQ18	FFD6 <sub>H</sub>	FFD7 <sub>H</sub>	L18 [1:0]	
Time-base timer	IRQ19	FFD4 <sub>H</sub>	FFD5 <sub>H</sub>	L19 [1:0]	
Watch prescaler	IRQ20	FFD2 <sub>H</sub>	FFD3 <sub>H</sub>	L20 [1:0]	
—	IRQ21	FFD0 <sub>H</sub>	FFD1 <sub>H</sub>	L21 [1:0]	
—	IRQ22	FFCE <sub>H</sub>	FFCF <sub>H</sub>	L22 [1:0]	
Flash memory	IRQ23	FFCC <sub>H</sub>	FFCD <sub>H</sub>	L23 [1:0]	Low ↓

# MB95560H/570H/580H Series

## ■ INTERRUPT SOURCE TABLE (MB95580H Series)

Interrupt source	Interrupt request number	Vector table address		Bit name of interrupt level setting register	Priority order of interrupt sources of the same level (occurring simultaneously)	
		Upper	Lower			
External interrupt ch. 4	IRQ00	FFF8H	FFF9H	L00 [1:0]	High ↑	
External interrupt ch. 5	IRQ01	FFF6H	FFF7H	L01 [1:0]		
External interrupt ch. 2	IRQ02	FFF4H	FFF5H	L02 [1:0]		
External interrupt ch. 6						
External interrupt ch. 3	IRQ03	FFF2H	FFF3H	L03 [1:0]		
External interrupt ch. 7						
—	IRQ04	FFF0H	FFF1H	L04 [1:0]		
8/16-bit composite timer ch. 0 (lower)	IRQ05	FFEEH	FFEFH	L05 [1:0]		
8/16-bit composite timer ch. 0 (upper)	IRQ06	FFEC <sub>H</sub>	FFED <sub>H</sub>	L06 [1:0]		
LIN-UART (reception)	IRQ07	FFEAH	FFEB <sub>H</sub>	L07 [1:0]		
LIN-UART (transmission)	IRQ08	FFE8H	FFE9 <sub>H</sub>	L08 [1:0]		
—	IRQ09	FFE6H	FFE7 <sub>H</sub>	L09 [1:0]		
—	IRQ10	FFE4H	FFE5 <sub>H</sub>	L10 [1:0]		
—	IRQ11	FFE2H	FFE3 <sub>H</sub>	L11 [1:0]		
—	IRQ12	FFE0H	FFE1 <sub>H</sub>	L12 [1:0]		
—	IRQ13	FFDEH	FFDF <sub>H</sub>	L13 [1:0]		
—	IRQ14	FFDCH	FFDD <sub>H</sub>	L14 [1:0]		
—	IRQ15	FFDAH	FFDB <sub>H</sub>	L15 [1:0]		
—	IRQ16	FFD8H	FFD9 <sub>H</sub>	L16 [1:0]		
—	IRQ17	FFD6H	FFD7 <sub>H</sub>	L17 [1:0]		
8/10-bit A/D converter	IRQ18	FFD4H	FFD5 <sub>H</sub>	L18 [1:0]	Low ↓	
Time-base timer	IRQ19	FFD2H	FFD3 <sub>H</sub>	L19 [1:0]		
Watch prescaler	IRQ20	FFD0H	FFD1 <sub>H</sub>	L20 [1:0]		
—	IRQ21	FFCEH	FFCF <sub>H</sub>	L21 [1:0]		
—	IRQ22	FFCC <sub>H</sub>	FFCD <sub>H</sub>	L22 [1:0]		
Flash memory	IRQ23	FFCDH	FFCF <sub>H</sub>	L23 [1:0]		

# MB95560H/570H/580H Series

## ■ ELECTRICAL CHARACTERISTICS

### 1. Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage <sup>*1</sup>	V <sub>CC</sub>	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6	V	
Input voltage <sup>*1</sup>	V <sub>I</sub>	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6	V	<sup>*2</sup>
Output voltage <sup>*1</sup>	V <sub>O</sub>	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6	V	<sup>*2</sup>
Maximum clamp current	I <sub>CLAMP</sub>	-2	+2	mA	Applicable to specific pins <sup>*3</sup>
Total maximum clamp current	$\Sigma  I_{CLAMP} $	—	20	mA	Applicable to specific pins <sup>*3</sup>
"L" level maximum output current	I <sub>OL</sub>	—	15	mA	
"L" level average current	I <sub>OLAV1</sub>	—	4	mA	Other than P00 to P03, P05 to P07, P62 to P64 <sup>*4</sup> Average output current = operating current × operating ratio (1 pin)
	I <sub>OLAV2</sub>		12		P00 to P03, P05 to P07, P62 to P64 <sup>*4</sup> Average output current = operating current × operating ratio (1 pin)
"L" level total maximum output current	$\Sigma I_{OL}$	—	48	mA	
"L" level total average output current	$\Sigma I_{OLAV}$	—	50	mA	Total average output current = operating current × operating ratio (Total number of pins)
"H" level maximum output current	I <sub>OH</sub>	—	-15	mA	
"H" level average current	I <sub>OHAV1</sub>	—	-4	mA	Other than P00 to P03, P05 to P07, P62 to P64 <sup>*4</sup> Average output current = operating current × operating ratio (1 pin)
	I <sub>OHAV2</sub>		-8		P00 to P03, P05 to P07, P62 to P64 <sup>*4</sup> Average output current = operating current × operating ratio (1 pin)
"H" level total maximum output current	$\Sigma I_{OH}$	—	48	mA	
"H" level total average output current	$\Sigma I_{OHAV}$	—	-50	mA	Total average output current = operating current × operating ratio (Total number of pins)
Power consumption	P <sub>d</sub>	—	320	mW	
Operating temperature	T <sub>A</sub>	-40	+85	°C	
Storage temperature	T <sub>stg</sub>	-55	+150	°C	

(Continued)

(Continued)


\*1: These parameters are based on the condition that  $V_{SS}$  is 0.0 V.

\*2:  $V_I$  and  $V_O$  must not exceed  $V_{CC} + 0.3$  V.  $V_I$  must not exceed the rated voltage. However, if the maximum current to/from an input is limited by means of an external component, the  $I_{CLAMP}$  rating is used instead of the  $V_I$  rating.

\*3: Applicable to the following pins: P00 to P07, P62 to P64, PF0, PF1, PG1, PG2 (P00, and P62 to P64 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K. P01, P02, P03, P07, PF0, PF1, PG1, and PG2 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K/F582H/F582K/F583H/F583K/F584H/F584K.)

- Use under recommended operating conditions.
- Use with DC voltage (current).
- The HV (High Voltage) signal is an input signal exceeding the  $V_{CC}$  voltage. Always connect a limiting resistor between the HV (High Voltage) signal and the microcontroller before applying the HV (High Voltage) signal.
- The value of the limiting resistor should be set to a value at which the current to be input to the microcontroller pin when the HV (High Voltage) signal is input is below the standard value, irrespective of whether the current is transient current or stationary current.
- When the microcontroller drive current is low, such as in low power consumption modes, the HV (High Voltage) input potential may pass through the protective diode to increase the potential of the  $V_{CC}$  pin, affecting other devices.
- If the HV (High Voltage) signal is input when the microcontroller power supply is off (not fixed at 0 V), since power is supplied from the pins, incomplete operations may be executed.
- If the HV (High Voltage) input is input after power-on, since power is supplied from the pins, the voltage of power supply may not be sufficient to enable a power-on reset.
- Do not leave the HV (High Voltage) input pin unconnected.
- Example of a recommended circuit:

- Input/Output equivalent circuit



\*4: P62 and P63 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K.

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

# MB95560H/570H/580H Series

## 2. Recommended Operating Conditions

(V<sub>SS</sub> = 0.0 V)


Parameter	Symbol	Value		Unit	Remarks
		Min	Max		
Power supply voltage	V <sub>CC</sub>	2.4 <sup>*1*</sup> <sup>*2</sup>	5.5 <sup>*1</sup>	V	In normal operation
		2.3	5.5		Hold condition in stop mode
		2.9	5.5		In normal operation
		2.3	5.5		Hold condition in stop mode
Decoupling capacitor	C <sub>S</sub>	0.022	1	μF	*3
Operating temperature	T <sub>A</sub>	-40	+85	°C	Other than on-chip debug mode
		+5	+35		On-chip debug mode

\*1: The value varies depending on the operating frequency, the machine clock and the analog guaranteed range.

\*2: The value is 2.88 V when the low-voltage detection reset is used.

\*3: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the V<sub>CC</sub> pin must have a capacitance larger than C<sub>S</sub>. For the connection to a decoupling capacitor C<sub>S</sub>, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and C<sub>S</sub> and the distance between C<sub>S</sub> and the V<sub>SS</sub> pin when designing the layout of a printed circuit board.

- DBG / RST / C pins connection diagram



\*: Since the DBG pin becomes a communication pin in on-chip debug mode,  
set a pull-up resistor value suiting the input/output specifications of P12/EC0/DBG.

**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges.  
Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

# MB95560H/570H/580H Series

### 3. DC Characteristics

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0.0 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
"H" level input voltage	$V_{IH}$	P04	—	0.7 $V_{CC}$	—	$V_{CC} + 0.3$	V	Hysteresis input
	$V_{IHS}$	P00 <sup>*3</sup> to P03 <sup>*4</sup> , P05 to P07 <sup>*4</sup> , P12, P62 to P64 <sup>*3</sup> , PF0 <sup>*4</sup> , PF1 <sup>*4</sup> , PG1 <sup>*4</sup> , PG2 <sup>*4</sup>	—	0.8 $V_{CC}$	—	$V_{CC} + 0.3$	V	Hysteresis input
	$V_{IHM}$	PF2	—	0.8 $V_{CC}$	—	$V_{CC} + 0.3$	V	Hysteresis input
"L" level input voltage	$V_{IL}$	P04	—	$V_{SS} - 0.3$	—	0.3 $V_{CC}$	V	Hysteresis input
	$V_{ILS}$	P00 <sup>*3</sup> to P03 <sup>*4</sup> , P05 to P07 <sup>*4</sup> , P12, P62 to P64 <sup>*3</sup> , PF0 <sup>*4</sup> , PF1 <sup>*4</sup> , PG1 <sup>*4</sup> , PG2 <sup>*4</sup>	—	$V_{SS} - 0.3$	—	0.2 $V_{CC}$	V	Hysteresis input
	$V_{ILM}$	PF2	—	$V_{SS} - 0.3$	—	0.2 $V_{CC}$	V	Hysteresis input
Open-drain output application voltage	$V_D$	P12, PF2	—	$V_{SS} - 0.3$	—	$V_{SS} + 5.5$	V	
"H" level output voltage	$V_{OH1}$	P04, PF0 <sup>*4</sup> , PF1 <sup>*4</sup> , PG1 <sup>*4</sup> , PG2 <sup>*4</sup>	$I_{OH} = -4 \text{ mA}$	$V_{CC} - 0.5$	—	—	V	
	$V_{OH2}$	P00 <sup>*3</sup> to P03 <sup>*4</sup> , P05 to P07 <sup>*4</sup> , P62 to P64 <sup>*3</sup>	$I_{OH} = -8 \text{ mA}$	$V_{CC} - 0.5$	—	—	V	
"L" level output voltage	$V_{OL1}$	P04, P12, PF0 to PF2 <sup>*4</sup> , PG1 <sup>*4</sup> , PG2 <sup>*4</sup>	$I_{OL} = 4 \text{ mA}$	—	—	0.4	V	
	$V_{OL2}$	P00 <sup>*3</sup> to P03 <sup>*4</sup> , P05 to P07 <sup>*4</sup> , P62 to P64 <sup>*3</sup>	$I_{OL} = 12 \text{ mA}$	—	—	0.4	V	
Input leak current (Hi-Z output leak current)	$I_{LI}$	All input pins	$0.0 \text{ V} < V_I < V_{CC}$	-5	—	+5	$\mu\text{A}$	When pull-up resistance is disabled
Pull-up resistance	$R_{PULL}$	P00 <sup>*3</sup> to P07 <sup>*4</sup> , P62 to P64 <sup>*3</sup> , PG1 <sup>*4</sup> , PG2 <sup>*4</sup>	$V_I = 0 \text{ V}$	25	50	100	k $\Omega$	When pull-up resistance is enabled
Input capacitance	$C_{IN}$	Other than $V_{CC}$ and $V_{SS}$	$f = 1 \text{ MHz}$	—	5	15	pF	

(Continued)

# MB95560H/570H/580H Series

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0.0 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ <sup>*1</sup>	Max <sup>*2</sup>		
Power supply current <sup>*5</sup>	I <sub>CC</sub>	V <sub>CC</sub> (External clock operation)	$F_{CH} = 32 \text{ MHz}$ $F_{MP} = 16 \text{ MHz}$ Main clock mode (divided by 2)	—	3.5	4.4	mA	Except during Flash memory programming and erasing
				—	7.4	9.8	mA	During Flash memory programming and erasing
				—	5.1	6.4	mA	At A/D conversion
	I <sub>CCS</sub>		$F_{CH} = 32 \text{ MHz}$ $F_{MP} = 16 \text{ MHz}$ Main sleep mode (divided by 2)	—	1.2	1.5	mA	
	I <sub>CCL</sub>		$F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 16 \text{ kHz}$ Subclock mode (divided by 2) $T_A = +25^\circ\text{C}$	—	65	71	μA	
	I <sub>CCLS</sub> <sup>*6</sup>		$F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 16 \text{ kHz}$ Subsleep mode (divided by 2) $T_A = +25^\circ\text{C}$	—	5.4	7	μA	In deep standby mode
	I <sub>CCST</sub> <sup>*6</sup>		$F_{CL} = 32 \text{ kHz}$ Watch mode $T_A = +25^\circ\text{C}$	—	4.8	6.9	μA	In deep standby mode
	I <sub>CCMCR</sub>		$F_{CRH} = 4 \text{ MHz}$ $F_{MP} = 4 \text{ MHz}$ Main CR clock mode	—	1.1	1.4	mA	
	I <sub>CCSCR</sub>		Sub-CR clock mode (divided by 2) $T_A = +25^\circ\text{C}$	—	58	64	μA	
	I <sub>CCTS</sub>		$F_{CH} = 32 \text{ MHz}$ Time-base timer mode $T_A = +25^\circ\text{C}$	—	290	340	μA	In deep standby mode
	I <sub>CCH</sub>		Main stop mode (single external clock product)/ Substop mode (dual external clock product) $T_A = +25^\circ\text{C}$	—	4.1	6.5	μA	In deep standby mode

(Continued)

# MB95560H/570H/580H Series

(Continued)

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0.0 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ <sup>*1</sup>	Max <sup>*2</sup>		
Power supply current <sup>*5</sup>	I <sub>LVD</sub>	V <sub>CC</sub>	Current consumption for the low-voltage detection circuit	—	3.6	6.6	μA	
	I <sub>CRH</sub>		Current consumption for the main CR oscillator	—	220	280	μA	
	I <sub>CRL</sub>		Current consumption for the sub-CR oscillator oscillating at 100 kHz	—	5.1	9.3	μA	
	I <sub>INSTBY</sub>		Current consumption difference between normal standby mode and deep standby mode $T_A = +25^\circ\text{C}$	—	20	30	μA	

\*1:  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = +25^\circ\text{C}$

\*2:  $V_{CC} = 5.5 \text{ V}$ ,  $T_A = +85^\circ\text{C}$  (unless otherwise specified)

\*3: P00, P62, P63 and P64 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K.

\*4: P01, P02, P03, P07, PF0, PF1, PG1 and PG2 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K/F582H/F582K/F583H/F583K/F584H/F584K.

\*5: • The power supply current is determined by the external clock. When the low-voltage detection option is selected, the power-supply current will be the sum of adding the current consumption of the low-voltage detection circuit ( $I_{LVD}$ ) to one of the value from  $I_{CC}$  to  $I_{CCH}$ . In addition, when both the low-voltage detection option and the CR oscillator are selected, the power supply current will be the sum of adding up the current consumption of the low-voltage detection circuit, the current consumption of the CR oscillators ( $I_{CRH}$ ,  $I_{CRL}$ ) and a specified value. In on-chip debug mode, the CR oscillator ( $I_{CRH}$ ) and the low-voltage detection circuit are always enabled, and current consumption therefore increases accordingly.

- See "4. AC Characteristics: (1) Clock Timing" for  $F_{CH}$  and  $F_{CL}$ .
- See "4. AC Characteristics: (2) Source Clock / Machine Clock" for  $F_{MP}$  and  $F_{MPL}$ .

\*6: In sub-CR clock mode, the power supply current value is the sum of adding  $I_{CRL}$  to  $I_{CCS}$  or  $I_{CCT}$ . In addition, when the sub-CR clock mode is selected with  $F_{MPL}$  being 50 kHz, the current consumption increases accordingly.

# MB95560H/570H/580H Series

## 4. AC Characteristics

### (1) Clock Timing

( $V_{CC} = 2.4$  V to 5.5 V,  $V_{SS} = 0.0$  V,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Clock frequency	$F_{CH}$	X0, X1	—	1	—	16.25	MHz	When the main oscillation circuit is used
		X0	X1: open	1	—	12	MHz	When the main external clock is used
		X0, X1	*	1	—	32.5	MHz	
	$F_{CRH}$	—	—	3.92	4	4.08	MHz	Operating conditions • The main CR clock is used. • $0^\circ\text{C} \leq T_A < +70^\circ\text{C}$
				3.8	4	4.2	MHz	Operating conditions • The main CR clock is used. • $-40^\circ\text{C} \leq T_A < 0^\circ\text{C}$ • $+70^\circ\text{C} \leq T_A < +85^\circ\text{C}$
	$F_{MCRPLL}$	—	—	7.84	8	8.16	MHz	Operating conditions • PLL multiplier: 2 • $0^\circ\text{C} \leq T_A < +70^\circ\text{C}$
				7.6	8	8.4	MHz	Operating conditions • PLL multiplier: 2 • $-40^\circ\text{C} \leq T_A < 0^\circ\text{C}$ • $+70^\circ\text{C} \leq T_A < +85^\circ\text{C}$
				9.8	10	10.2	MHz	Operating conditions • PLL multiplier: 2.5 • $0^\circ\text{C} \leq T_A < +70^\circ\text{C}$
				9.5	10	10.5	MHz	Operating conditions • PLL multiplier: 2.5 • $-40^\circ\text{C} \leq T_A < 0^\circ\text{C}$ • $+70^\circ\text{C} \leq T_A < +85^\circ\text{C}$
				11.76	12	12.24	MHz	Operating conditions • PLL multiplier: 3 • $0^\circ\text{C} \leq T_A < +70^\circ\text{C}$
				11.4	12	12.6	MHz	Operating conditions • PLL multiplier: 3 • $-40^\circ\text{C} \leq T_A < 0^\circ\text{C}$ • $+70^\circ\text{C} \leq T_A < +85^\circ\text{C}$
				15.68	16	16.32	MHz	Operating conditions • PLL multiplier: 4 • $0^\circ\text{C} \leq T_A < +70^\circ\text{C}$
				15.2	16	16.8	MHz	Operating conditions • PLL multiplier: 4 • $-40^\circ\text{C} \leq T_A < 0^\circ\text{C}$ • $+70^\circ\text{C} \leq T_A < +85^\circ\text{C}$
	$F_{CL}$	X0A, X1A	—	—	32.768	—	kHz	When the suboscillation circuit is used
				—	32.768	—	kHz	When the sub-external clock is used
	$F_{CRL}$	—	—	50	100	150	kHz	When the sub-CR clock is used

(Continued)

# MB95560H/570H/580H Series

(Continued)


( $V_{CC} = 2.4\text{ V to }5.5\text{ V}$ ,  $V_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C to }+85^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Clock cycle time	$t_{HCYL}$	X0, X1	—	61.5	—	1000	ns	When the main oscillation circuit is used
		X0	X1 : open	83.4	—	1000	ns	When an external clock is used
		X0, X1	*	30.8	—	1000	ns	
Input clock pulse width	$t_{LCYL}$	X0A, X1A	—	—	30.5	—	μs	When the subclock is used
		X0	X1 : open	33.4	—	—	ns	When an external clock is used, the duty ratio should range between 40% and 60%.
	$t_{WL1}$	X0, X1	*	12.4	—	—	ns	
	$t_{WH2}$ $t_{WL2}$	X0A	—	—	15.2	—	μs	
Input clock rise time and fall time	$t_{CR}$	X0	X1 : open	—	—	5	ns	When an external clock is used
	$t_{CF}$	X0, X1	*	—	—	5	ns	
CR oscillation start time	$t_{CRHWK}$	—	—	—	—	50	μs	When the main CR clock is used
	$t_{CRLWK}$	—	—	—	—	30	μs	When the sub-CR clock is used

\*: The external clock signal is input to X0 and the inverted external clock signal to X1.


# MB95560H/570H/580H Series

- Input waveform generated when an external clock (main clock) is used




- Figure of main clock input port external connection


When a crystal oscillator or  
a ceramic oscillator is used




When an external clock is used  
(X1 is open)



When an external clock  
is used




- Input waveform generated when an external clock (subclock) is used




- Figure of subclock input port external connection

When a crystal oscillator or  
a ceramic oscillator is used



When an external clock  
is used



# MB95560H/570H/580H Series

## (2) Source Clock / Machine Clock

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0.0 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Source clock cycle time* <sup>1</sup>	t <sub>SCLK</sub>	—	61.5	—	2000	ns	When the main external clock is used Min: $F_{CH} = 32.5 \text{ MHz}$ , divided by 2 Max: $F_{CH} = 1 \text{ MHz}$ , divided by 2
			62.5	—	1000	ns	When the main CR clock is used Min: $F_{CRH} = 4 \text{ MHz}$ , multiplied by 4 Max: $F_{CRH} = 4 \text{ MHz}$ , divided by 4
			—	61	—	μs	When the suboscillation clock is used $F_{CL} = 32.768 \text{ kHz}$ , divided by 2
			—	20	—	μs	When the sub-CR clock is used $F_{CRL} = 100 \text{ kHz}$ , divided by 2
Source clock frequency	F <sub>SP</sub>	—	0.5	—	16.25	MHz	When the main oscillation clock is used
			—	4	—	MHz	When the main CR clock is used
	F <sub>SPL</sub>	—	—	16.384	—	kHz	When the suboscillation clock is used
			—	50	—	kHz	When the sub-CR clock is used $F_{CRL} = 100 \text{ kHz}$ , divided by 2
Machine clock cycle time* <sup>2</sup> (minimum instruction execution time)	t <sub>MCLK</sub>	—	61.5	—	32000	ns	When the main oscillation clock is used Min: $F_{SP} = 16.25 \text{ MHz}$ , no division Max: $F_{SP} = 0.5 \text{ MHz}$ , divided by 16
			250	—	1000	ns	When the main CR clock is used Min: $F_{SP} = 4 \text{ MHz}$ , no division Max: $F_{SP} = 4 \text{ MHz}$ , divided by 4
			61	—	976.5	μs	When the suboscillation clock is used Min: $F_{SPL} = 16.384 \text{ kHz}$ , no division Max: $F_{SPL} = 16.384 \text{ kHz}$ , divided by 16
			20	—	320	μs	When the sub-CR clock is used Min: $F_{SPL} = 50 \text{ kHz}$ , no division Max: $F_{SPL} = 50 \text{ kHz}$ , divided by 16
Machine clock frequency	F <sub>MP</sub>	—	0.031	—	16.25	MHz	When the main oscillation clock is used
			0.25	—	16	MHz	When the main CR clock is used
	F <sub>MPL</sub>	—	1.024	—	16.384	kHz	When the suboscillation clock is used
			3.125	—	50	kHz	When the sub-CR clock is used $F_{CRL} = 100 \text{ kHz}$

\*1: This is the clock before it is divided according to the division ratio set by the machine clock division ratio select bits (SYCC:DIV[1:0]). This source clock is divided to become a machine clock according to the division ratio set by the machine clock division ratio select bits (SYCC:DIV[1:0]). In addition, a source clock can be selected from the following.


- Main clock divided by 2
- PLL multiplication of main CR clock (Select a multiplier from 2, 2.5, 3 and 4.)
- Main CR clock
- Subclock divided by 2
- Sub-CR clock divided by 2

\*2: This is the operating clock of the microcontroller. A machine clock can be selected from the following.


- Source clock (no division)
- Source clock divided by 4
- Source clock divided by 8
- Source clock divided by 16

# MB95560H/570H/580H Series


- Schematic diagram of the clock generation block



- Operating voltage - Operating frequency ( $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ )  
Without the on-chip debug function



- Operating voltage - Operating frequency ( $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ )  
With the on-chip debug function



### (3) External Reset


( $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

Parameter	Symbol	Value		Unit	Remarks
		Min	Max		
RST “L” level pulse width	$t_{RSTL}$	$2 t_{MCLK}^{*1}$	—	ns	In normal operation
		Oscillation time of the oscillator <sup>*2</sup> + 200	—	$\mu\text{s}$	In stop mode, subclock mode, subsleep mode, watch mode, and power-on
		200	—	$\mu\text{s}$	In time-base timer mode


\*1: See “(2) Source Clock / Machine Clock” for  $t_{MCLK}$ .

\*2: The oscillation time of an oscillator is the time for it to reach 90% of its amplitude. The crystal oscillator has an oscillation time of between several ms and tens of ms. The ceramic oscillator has an oscillation time of between hundreds of  $\mu\text{s}$  and several ms. The external clock has an oscillation time of 0 ms. The CR oscillator has an oscillation time of between several  $\mu\text{s}$  and several ms.

- In normal operation



- In stop mode, subclock mode, subsleep mode, watch mode and power-on




# MB95560H/570H/580H Series


## (4) Power-on Reset

( $V_{SS} = 0.0 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

Parameter	Symbol	Condition	Value		Unit	Remarks
			Min	Max		
Power supply rising time	$t_R$	—	—	50	ms	
Power supply cutoff time	$t_{OFF}$	—	1	—	ms	Wait time until power-on




Note: A sudden change of power supply voltage may activate the power-on reset function. When changing the power supply voltage during the operation, set the slope of rising to a value below within 30 mV/ms as shown below.



## (5) Peripheral Input Timing

( $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
Peripheral input "H" pulse width	$t_{ILIH}$	INT02 to INT07* <sup>1,*<sup>2</sup>, EC0*<sup>1</sup>, EC1*<sup>3</sup></sup>	2 $t_{MCLK}^{*4}$	—	ns
Peripheral input "L" pulse width	$t_{IHIL}$		2 $t_{MCLK}^{*4}$	—	ns



\*1: INT04, INT06 and EC0 are available on all products.

\*2: INT02, INT03, INT05 and INT07 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K/F582H/F582K/F583H/F583K/F584H/F584K.

\*3: EC1 is only available on MB95F562H/F562K/F563H/F563K/F564H/F564K.

\*4: See "(2) Source Clock / Machine Clock" for  $t_{MCLK}$ .

# MB95560H/570H/580H Series

(6) LIN-UART Timing (only available on MB95F562H/F562K/F563H/F563K/F564H/F564K/F582H/F582K/F583H/F583K/F584H/F584K)

Sampling is executed at the rising edge of the sampling clock<sup>\*1</sup>, and serial clock delay is disabled<sup>\*2</sup>.  
(ESCR register: SCES bit = 0, ECCR register: SCDE bit = 0)

( $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $AV_{SS} = V_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )


Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
Serial clock cycle time	tSCYC	SCK	Internal clock operation output pin: $C_L = 80\text{ pF} + 1\text{ TTL}$	5 $t_{MCLK}^{*3}$	—	ns
SCK $\downarrow$ SOT delay time	tsLOVI	SCK, SOT		-50	+50	ns
Valid SIN $\rightarrow$ SCK $\uparrow$	tIVSHI	SCK, SIN		$t_{MCLK}^{*3} + 80$	—	ns
SCK $\uparrow$ $\rightarrow$ valid SIN hold time	tSHIXI	SCK, SIN		0	—	ns
Serial clock ?L? pulse width	tSLSH	SCK	External clock operation output pin: $C_L = 80\text{ pF} + 1\text{ TTL}$	$3 t_{MCLK}^{*3} - t_R$	—	ns
Serial clock ?H? pulse width	tSHSL	SCK		$t_{MCLK}^{*3} + 10$	—	ns
SCK $\downarrow$ SOT delay time	tsLOVE	SCK, SOT		—	$2 t_{MCLK}^{*3} + 60$	ns
Valid SIN $\rightarrow$ SCK $\uparrow$	tIVSHE	SCK, SIN		30	—	ns
SCK $\uparrow$ $\rightarrow$ valid SIN hold time	tSHIXE	SCK, SIN		$t_{MCLK}^{*3} + 30$	—	ns
SCK fall time	t <sub>F</sub>	SCK		—	10	ns
SCK rise time	t <sub>R</sub>	SCK		—	10	ns

\*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.


\*2: The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

\*3: See "(2) Source Clock / Machine Clock" for  $t_{MCLK}$ .

- Internal shift clock mode



- External shift clock mode



# MB95560H/570H/580H Series

**Sampling is executed at the falling edge of the sampling clock<sup>\*1</sup>, and serial clock delay is disabled<sup>\*2</sup>.**  
**(ESCR register: SCES bit = 1, ECCR register: SCDE bit = 0)**

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0.0 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )


Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
Serial clock cycle time	tSCYC	SCK	Internal clock operation output pin: $C_L = 80 \text{ pF} + 1 \text{ TTL}$	$5 t_{MCLK}^{*3}$	—	ns
SCK $\uparrow \rightarrow$ SOT delay time	tSHOVI	SCK, SOT		-50	+50	ns
Valid SIN $\rightarrow$ SCK $\downarrow$	tIVSLI	SCK, SIN		$t_{MCLK}^{*3} + 80$	—	ns
SCK $\downarrow \rightarrow$ valid SIN hold time	tSLIXI	SCK, SIN		0	—	ns
Serial clock ?H? pulse width	tSHSL	SCK	External clock operation output pin: $C_L = 80 \text{ pF} + 1 \text{ TTL}$	$3 t_{MCLK}^{*3} - t_R$	—	ns
Serial clock ?L? pulse width	tSLSH	SCK		$t_{MCLK}^{*3} + 10$	—	ns
SCK $\uparrow \rightarrow$ SOT delay time	tSHOVE	SCK, SOT		—	$2 t_{MCLK}^{*3} + 60$	ns
Valid SIN $\rightarrow$ SCK $\downarrow$	tIVSLE	SCK, SIN		30	—	ns
SCK $\downarrow \rightarrow$ valid SIN hold time	tSLIXE	SCK, SIN		$t_{MCLK}^{*3} + 30$	—	ns
SCK fall time	t <sub>F</sub>	SCK		—	10	ns
SCK rise time	t <sub>R</sub>	SCK		—	10	ns

\*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.


\*2: The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

\*3: See "(2) Source Clock / Machine Clock" for  $t_{MCLK}$ .

- Internal shift clock mode



- External shift clock mode



# MB95560H/570H/580H Series

**Sampling is executed at the rising edge of the sampling clock<sup>\*1</sup>, and serial clock delay is enabled<sup>\*2</sup>. (ESCR register: SCES bit = 0, ECCR register: SCDE bit = 1)**


( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0.0 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
Serial clock cycle time	$t_{SCYC}$	SCK	Internal clock operation output pin: $C_L = 80 \text{ pF} + 1 \text{ TTL}$	5 $t_{MCLK}^{*3}$	—	ns
SCK $\uparrow \rightarrow$ SOT delay time	$t_{SHOVI}$	SCK, SOT		-50	+50	ns
Valid SIN $\rightarrow$ SCK $\downarrow$	$t_{IVSLI}$	SCK, SIN		$t_{MCLK}^{*3} + 80$	—	ns
SCK $\downarrow \rightarrow$ valid SIN hold time	$t_{SLIXI}$	SCK, SIN		0	—	ns
SOT $\rightarrow$ SCK $\downarrow$ delay time	$t_{SOVLI}$	SCK, SOT		3 $t_{MCLK}^{*3} - 70$	—	ns

\*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

\*2: The serial clock delay function is a function that delays the output signal of the serial clock for half clock.

\*3: See "(2) Source Clock / Machine Clock" for  $t_{MCLK}$ .



# MB95560H/570H/580H Series

**Sampling is executed at the falling edge of the sampling clock<sup>\*1</sup>, and serial clock delay is enabled<sup>\*2</sup>.**  
**(ESCR register: SCES bit = 1, ECCR register: SCDE bit = 1)**


( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0.0 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
Serial clock cycle time	t <sub>SCYC</sub>	SCK	Internal clock operating output pin: $C_L = 80 \text{ pF} + 1 \text{ TTL}$	5 t <sub>MCLK</sub> <sup>*3</sup>	—	ns
SCK ↓→ SOT delay time	t <sub>SOVHI</sub>	SCK, SOT		-50	+50	ns
Valid SIN → SCK ↑	t <sub>IVSHI</sub>	SCK, SIN		t <sub>MCLK</sub> <sup>*3</sup> + 80	—	ns
SCK ↑→ valid SIN hold time	t <sub>SHIXI</sub>	SCK, SIN		0	—	ns
SOT → SCK ↑ delay time	t <sub>SOVHI</sub>	SCK, SOT		3 t <sub>MCLK</sub> <sup>*3</sup> - 70	—	ns

\*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

\*2: The serial clock delay function is a function that delays the output signal of the serial clock for half clock.

\*3: See "(2) Source Clock / Machine Clock" for t<sub>MCLK</sub>.



# MB95560H/570H/580H Series


## (7) Low-voltage Detection

( $V_{SS} = 0.0 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
Release voltage*	$V_{DL+}$	2.52	2.7	2.88	V	At power supply rise
		2.61	2.8	2.99		
		2.89	3.1	3.31		
		3.08	3.3	3.52		
Detection voltage*	$V_{DL-}$	2.43	2.6	2.77	V	At power supply fall
		2.52	2.7	2.88		
		2.80	3	3.20		
		2.99	3.2	3.41		
Hysteresis width	$V_{HYS}$	—	100	—	mV	
Power supply start voltage	$V_{off}$	—	—	2.3	V	
Power supply end voltage	$V_{on}$	4.9	—	—	V	
Power supply voltage change time (at power supply rise)	$t_r$	650	—	—	μs	Slope of power supply that the reset release signal generates within the rating ( $V_{DL+}$ )
Power supply voltage change time (at power supply fall)	$t_f$	650	—	—	μs	Slope of power supply that the reset detection signal generates within the rating ( $V_{DL-}$ )
Reset release delay time	$t_{d1}$	—	—	30	μs	
Reset detection delay time	$t_{d2}$	—	—	30	μs	
LVD threshold voltage transition stabilization time	$t_{stb}$	10	—	—	μs	

\*: The release voltage and the detection voltage can be selected by using the LVD reset voltage selection ID register (LVDR) in the low-voltage detection reset circuit. For details of the LVDR register, refer to "CHAPTER 18 LOW-VOLTAGE DETECTION RESET CIRCUIT" in the hardware manual of the MB95560H/570H/580H Series.

# MB95560H/570H/580H Series



# MB95560H/570H/580H Series

## 5. A/D Converter

### (1) A/D Converter Electrical Characteristics

( $V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = 0.0 \text{ V}$ ,  $T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$ )


Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
Resolution	—	—	—	10	bit	
Total error		-3	—	+3	LSB	
Linearity error		-2.5	—	+2.5	LSB	
Differential linearity error		-1.9	—	+1.9	LSB	
Zero transition voltage	$V_{OT}$	$V_{SS} - 1.5 \text{ LSB}$	$V_{SS} + 0.5 \text{ LSB}$	$V_{SS} + 2.5 \text{ LSB}$	V	
Full-scale transition voltage	$V_{FST}$	$V_{CC} - 4.5 \text{ LSB}$	$V_{CC} - 2 \text{ LSB}$	$V_{CC} + 0.5 \text{ LSB}$	V	
Compare time	—	1	—	10	$\mu\text{s}$	$4.5 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$
		3	—	10	$\mu\text{s}$	$2.7 \text{ V} \leq V_{CC} < 4.5 \text{ V}$
Sampling time	—	0.6	—	$\infty$	$\mu\text{s}$	$2.7 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$ , with external impedance $< 3.3 \text{ k}\Omega$
Analog input current	$I_{AIN}$	-0.3	—	+0.3	$\mu\text{A}$	
Analog input voltage	$V_{AIN}$	$V_{SS}$	—	$V_{CC}$	V	

## (2) Notes on Using A/D Converter

- External impedance of analog input and its sampling time

The A/D converter has a sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the capacitor of the internal sample and hold circuit is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, considering the relationship between the external impedance and minimum sampling time, either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. In addition, if sufficient sampling time cannot be secured, connect a capacitor of about 0.1  $\mu$ F to the analog input pin.


- Analog input equivalent circuit



$V_{cc}$	R	C
$4.5 \text{ V} \leq V_{cc} \leq 5.5 \text{ V}$	3.3 k $\Omega$ (Max)	14.89 pF (Max)
$2.7 \text{ V} \leq V_{cc} < 5.5 \text{ V}$	5.7 k $\Omega$ (Max)	14.89 pF (Max)

Note: The values are reference values.

- Relationship between external impedance and minimum sampling time



- A/D conversion error

As  $|V_{cc} - V_{ss}|$  decreases, the A/D conversion error increases proportionately.

### (3) Definitions of A/D Converter Terms

- Resolution

It indicates the level of analog variation that can be distinguished by the A/D converter.

When the number of bits is 10, analog voltage can be divided into  $2^{10} = 1024$ .

- Linearity error (unit: LSB)


It indicates how much an actual conversion value deviates from the straight line connecting the zero transition point ("0000000000"  $\leftrightarrow$  "0000000001") of a device to the full-scale transition point ("1111111111"  $\leftrightarrow$  "1111111110") of the same device.

- Differential linear error (unit: LSB)

It indicates how much the input voltage required to change the output code by 1 LSB deviates from an ideal value.



- Total error (unit: LSB)

It indicates the difference between an actual value and a theoretical value. The error can be caused by a zero transition error, a full-scale transition errors, a linearity error, a quantum error, or noise.



*(Continued)*

(Continued)



$$\text{Linearity error of digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times N + V_{OT}\}}{1 \text{ LSB}}$$

$$\text{Differential linearity error of digital output } N = \frac{V_{(N+1)T} - V_{NT}}{1 \text{ LSB}} - 1$$

N : A/D converter digital output value

$V_{NT}$  : Voltage at which the digital output transits from  $(N - 1)H$  to  $NH$

$V_{OT}$  (ideal value) =  $V_{ss} + 0.5 \text{ LSB}$  [V]

$V_{FST}$  (ideal value) =  $V_{cc} - 2 \text{ LSB}$  [V]

# MB95560H/570H/580H Series

## 6. Flash Memory Program/Erase Characteristics

Parameter	Value			Unit	Remarks
	Min	Typ	Max		
Sector erase time (2 Kbyte sector)	—	0.3 <sup>*1</sup>	1.6 <sup>*2</sup>	s	The time of writing 00H prior to erasure is excluded.
Sector erase time (16 Kbyte sector)	—	0.6 <sup>*1</sup>	3.1 <sup>*2</sup>	s	The time of writing 00H prior to erasure is excluded.
Byte writing time	—	17	272	μs	System-level overhead is excluded.
Program/erase cycle	100000	—	—	cycle	
Power supply voltage at program/erase	2.4	—	5.5	V	
Flash memory data retention time	5 <sup>*3</sup>	—	—	year	Average TA = +85°C

\*1: Vcc = 5.5 V, TA = +25°C, 0 cycle


\*2: Vcc = 2.4 V, TA = +85°C, 100000 cycles

\*3: This value was converted from the result of a technology reliability assessment. (The value was converted from the result of a high temperature accelerated test using the Arrhenius equation with an average temperature of +85°C).


## ■ SAMPLE CHARACTERISTICS

- Power supply current temperature characteristics


$I_{CC} - V_{CC}$   
 $T_A = +25^\circ C$ ,  $F_{MP} = 2, 4, 8, 10, 16$  MHz (divided by 2)  
 Main clock mode with the external clock operating




$I_{CC} - T_A$   
 $V_{CC} = 5.5$  V,  $F_{MP} = 10, 16$  MHz (divided by 2)  
 Main clock mode with the external clock operating




$I_{CCS} - V_{CC}$   
 $T_A = +25^\circ C$ ,  $F_{MP} = 2, 4, 8, 10, 16$  MHz (divided by 2)  
 Main sleep mode with the external clock operating




$I_{CCS} - T_A$   
 $V_{CC} = 5.5$  V,  $F_{MP} = 10, 16$  MHz (divided by 2)  
 Main sleep mode with the external clock operating



$I_{CCL} - V_{CC}$   
 $T_A = +25^\circ C$ ,  $F_{MPL} = 16$  kHz (divided by 2)  
 Subclock mode with the external clock operating




$I_{CCL} - T_A$   
 $V_{CC} = 5.5$  V,  $F_{MPL} = 16$  kHz (divided by 2)  
 Subclock mode with the external clock operating




(Continued)

# MB95560H/570H/580H Series


$I_{CCLS} - V_{CC}$   
 $T_A = +25^\circ C, F_{MPL} = 16 \text{ kHz (divided by 2)}$   
 Subsleep mode with the external clock operating




$I_{CCT} - V_{CC}$   
 $T_A = +25^\circ C, F_{MPL} = 16 \text{ kHz (divided by 2)}$   
 Watch mode with the external clock operating




$T_A = +25^\circ C, F_{MP} = 2, 4, 8, 10, 16 \text{ MHz (divided by 2)}$   
 Time-base timer mode with the external clock operating




$I_{CCLS} - T_A$   
 $V_{CC} = 5.5 \text{ V}, F_{MPL} = 16 \text{ kHz (divided by 2)}$   
 Subsleep mode with the external clock operating



$I_{CCT} - T_A$   
 $V_{CC} = 5.5 \text{ V}, F_{MPL} = 16 \text{ kHz (divided by 2)}$   
 Watch mode with the external clock operating



$I_{CCTS} - T_A$   
 $V_{CC} = 5.5 \text{ V}, F_{MP} = 10, 16 \text{ MHz (divided by 2)}$   
 Time-base timer mode with the external clock operating




(Continued)


# MB95560H/570H/580H Series

(Continued)


$I_{CCH} - V_{CC}$   
 $T_A = +25^\circ C$ ,  $F_{MPL} = (\text{stop})$   
 Substop mode with the external clock stopping




$I_{CCMCR} - V_{CC}$   
 $T_A = +25^\circ C$ ,  $F_{MP} = 4$  MHz (no division)  
 Main clock mode with the main CR clock operating




$I_{CCSCR} - V_{CC}$   
 $T_A = +25^\circ C$ ,  $F_{MPL} = 50$  kHz (divided by 2)  
 Subclock mode with the sub-CR clock operating




$I_{CCH} - T_A$   
 $V_{CC} = 5.5$  V,  $F_{MPL} = (\text{stop})$   
 Substop mode with the external clock stopping



$I_{CCMCR} - T_A$   
 $V_{CC} = 5.5$  V,  $F_{MP} = 4$  MHz (no division)  
 Main clock mode with the main CR clock operating




$I_{CCSCR} - T_A$   
 $V_{CC} = 5.5$  V,  $F_{MPL} = 50$  kHz (divided by 2)  
 Subclock mode with the sub-CR clock operating



# MB95560H/570H/580H Series

- Input voltage characteristics




# MB95560H/570H/580H Series

- Output voltage characteristics


$$(V_{CC} - V_{OH1}) - I_{OH}$$

$T_A = +25^\circ C$




$$(V_{CC} - V_{OH2}) - I_{OH}$$

$T_A = +25^\circ C$




$$V_{OL1} - I_{OL}$$

$T_A = +25^\circ C$




$$V_{OL2} - I_{OL}$$

$T_A = +25^\circ C$



# MB95560H/570H/580H Series

- Pull-up characteristics



# MB95560H/570H/580H Series

## ■ MASK OPTIONS

No.	Part Number	MB95F562H	MB95F562K
		MB95F563H	MB95F563K
	MB95F564H	MB95F564K	
	MB95F572H	MB95F572K	
	MB95F573H	MB95F573K	
	MB95F574H	MB95F574K	
	MB95F582H	MB95F582K	
	MB95F583H	MB95F583K	
	MB95F584H	MB95F584K	
	Selectable/Fixed	Fixed	
1	Low-voltage detection reset	Without low-voltage detection reset	With low-voltage detection reset
2	Reset	With dedicated reset input	Without dedicated reset input

# MB95560H/570H/580H Series

## ■ ORDERING INFORMATION

Part number	Package
MB95F562HWQN-G-SNE1 MB95F562HWQN-G-SNERE1 MB95F562KWQN-G-SNE1 MB95F562KWQN-G-SNERE1 MB95F563HWQN-G-SNE1 MB95F563HWQN-G-SNERE1 MB95F563KWQN-G-SNE1 MB95F563KWQN-G-SNERE1 MB95F564HWQN-G-SNE1 MB95F564HWQN-G-SNERE1 MB95F564KWQN-G-SNE1 MB95F564KWQN-G-SNERE1	32-pin plastic QFN (LCC-32P-M19)
MB95F562HPF-G-SNE2 MB95F562KPF-G-SNE2 MB95F563HPF-G-SNE2 MB95F563KPF-G-SNE2 MB95F564HPF-G-SNE2 MB95F564KPF-G-SNE2	20-pin plastic SOP (FPT-20P-M09)
MB95F562HPFT-G-SNE2 MB95F562KPFT-G-SNE2 MB95F563HPFT-G-SNE2 MB95F563KPFT-G-SNE2 MB95F564HPFT-G-SNE2 MB95F564KPFT-G-SNE2	20-pin plastic TSSOP (FPT-20P-M10)
MB95F582HWQN-G-SNE1 MB95F582HWQN-G-SNERE1 MB95F582KWQN-G-SNE1 MB95F582KWQN-G-SNERE1 MB95F583HWQN-G-SNE1 MB95F583HWQN-G-SNERE1 MB95F583KWQN-G-SNE1 MB95F583KWQN-G-SNERE1 MB95F584HWQN-G-SNE1 MB95F584HWQN-G-SNERE1 MB95F584KWQN-G-SNE1 MB95F584KWQN-G-SNERE1	32-pin plastic QFN (LCC-32P-M19)
MB95F582HPFT-G-SNE2 MB95F582KPFT-G-SNE2 MB95F583HPFT-G-SNE2 MB95F583KPFT-G-SNE2 MB95F584HPFT-G-SNE2 MB95F584KPFT-G-SNE2	16-pin plastic TSSOP (FPT-16P-M08)
MB95F582HPF-G-SNE2 MB95F582KPF-G-SNE2 MB95F583HPF-G-SNE2 MB95F583KPF-G-SNE2 MB95F584HPF-G-SNE2 MB95F584KPF-G-SNE2	16-pin plastic SOP (FPT-16P-M23)

(Continued)


# MB95560H/570H/580H Series


(Continued)

Part number	Package
MB95F572HPH-G-SNE2	
MB95F572KPH-G-SNE2	
MB95F573HPH-G-SNE2	8-pin plastic DIP (DIP-8P-M03)
MB95F573KPH-G-SNE2	
MB95F574HPH-G-SNE2	
MB95F574KPH-G-SNE2	
MB95F572HPF-G-SNE2	
MB95F572KPF-G-SNE2	
MB95F573HPF-G-SNE2	8-pin plastic SOP (FPT-8P-M08)
MB95F573KPF-G-SNE2	
MB95F574HPF-G-SNE2	
MB95F574KPF-G-SNE2	

# MB95560H/570H/580H Series

## ■ PACKAGE DIMENSION


 32-pin plastic QFN  (LCC-32P-M19)	Lead pitch 0.50 mm
Package width × package length 5.00 mm × 5.00 mm	
Sealing method Plastic mold	
Mounting height 0.80 mm MAX	
Weight 0.06 g	




Please check the latest package dimension at the following URL.  
<http://edevice.fujitsu.com/package/en-search/>

(Continued)

# MB95560H/570H/580H Series


 20-pin plastic SOP  (FPT-20P-M09)	<table border="1"> <tbody> <tr> <td>Lead pitch</td><td>1.27 mm</td></tr> <tr> <td>Package width × package length</td><td>7.50 mm × 12.70 mm</td></tr> <tr> <td>Lead shape</td><td>Gullwing</td></tr> <tr> <td>Lead bend direction</td><td>Normal bend</td></tr> <tr> <td>Sealing method</td><td>Plastic mold</td></tr> <tr> <td>Mounting height</td><td>2.65 mm Max</td></tr> <tr> <td></td><td></td></tr> </tbody> </table>	Lead pitch	1.27 mm	Package width × package length	7.50 mm × 12.70 mm	Lead shape	Gullwing	Lead bend direction	Normal bend	Sealing method	Plastic mold	Mounting height	2.65 mm Max		
Lead pitch	1.27 mm														
Package width × package length	7.50 mm × 12.70 mm														
Lead shape	Gullwing														
Lead bend direction	Normal bend														
Sealing method	Plastic mold														
Mounting height	2.65 mm Max														




Please check the latest package dimension at the following URL.  
<http://edevice.fujitsu.com/package/en-search/>

(Continued)

# MB95560H/570H/580H Series


20-pin plastic TSSOP   (FPT-20P-M10)	Lead pitch	0.65 mm
	Package width × package length	4.40 mm × 6.50 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.20 mm MAX
	Weight	0.08 g




Please check the latest package dimension at the following URL.  
<http://edevice.fujitsu.com/package/en-search/>

(Continued)

# MB95560H/570H/580H Series


16-pin plastic TSSOP    (FPT-16P-M08)	Lead pitch	0.65 mm
	Package width × package length	4.40 mm × 4.96 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.20 mm Max
	Weight	0.06 g




Please check the latest package dimension at the following URL.  
<http://edevice.fujitsu.com/package/en-search/>

*(Continued)*

# MB95560H/570H/580H Series


 (FPT-16P-M23)	<table border="1"> <tbody> <tr> <td>16-pin plastic SOP</td><td>Lead pitch</td><td>1.27 mm</td></tr> <tr> <td></td><td>Package width × package length</td><td>3.90 mm × 9.96 mm</td></tr> <tr> <td></td><td>Lead shape</td><td>Gullwing</td></tr> <tr> <td></td><td>Sealing method</td><td>Plastic mold</td></tr> <tr> <td></td><td>Mounting height</td><td>1.75 mm MAX</td></tr> <tr> <td></td><td>Weight</td><td>0.12 g</td></tr> <tr> <td></td><td></td><td></td></tr> </tbody> </table>	16-pin plastic SOP	Lead pitch	1.27 mm		Package width × package length	3.90 mm × 9.96 mm		Lead shape	Gullwing		Sealing method	Plastic mold		Mounting height	1.75 mm MAX		Weight	0.12 g			
16-pin plastic SOP	Lead pitch	1.27 mm																				
	Package width × package length	3.90 mm × 9.96 mm																				
	Lead shape	Gullwing																				
	Sealing method	Plastic mold																				
	Mounting height	1.75 mm MAX																				
	Weight	0.12 g																				




Please check the latest package dimension at the following URL.  
<http://edevice.fujitsu.com/package/en-search/>

(Continued)

# MB95560H/570H/580H Series

8-pin plastic DIP  (DIP-8P-M03)	Lead pitch 2.54 mm
Sealing method Plastic mold	





Please check the latest package dimension at the following URL.  
<http://edevice.fujitsu.com/package/en-search/>

*(Continued)*

# MB95560H/570H/580H Series

(Continued)

 <b>8-pin plastic SOP</b>  <b>(FPT-8P-M08)</b>	<table border="1"> <tbody> <tr> <td>Lead pitch</td><td>1.27 mm</td></tr> <tr> <td>Package width × package length</td><td>5.30 mm × 5.24 mm</td></tr> <tr> <td>Lead shape</td><td>Gullwing</td></tr> <tr> <td>Lead bend direction</td><td>Normal bend</td></tr> <tr> <td>Sealing method</td><td>Plastic mold</td></tr> <tr> <td>Mounting height</td><td>2.10 mm Max</td></tr> <tr> <td></td><td></td></tr> </tbody> </table>	Lead pitch	1.27 mm	Package width × package length	5.30 mm × 5.24 mm	Lead shape	Gullwing	Lead bend direction	Normal bend	Sealing method	Plastic mold	Mounting height	2.10 mm Max		
Lead pitch	1.27 mm														
Package width × package length	5.30 mm × 5.24 mm														
Lead shape	Gullwing														
Lead bend direction	Normal bend														
Sealing method	Plastic mold														
Mounting height	2.10 mm Max														



Please check the latest package dimension at the following URL.  
<http://edevice.fujitsu.com/package/en-search/>

# MB95560H/570H/580H Series

## ■ MAJOR CHANGES IN THIS EDITION

A change on a page is indicated by a vertical line drawn on the left side of that page.

Page	Section	Details
5	■ PRODUCT LINE-UP • MB95570H Series	Added the package DIP-8P-M03.
8	■ PACKAGES AND CORRESPONDING PRODUCTS • MB95560H Series	Added the package DIP-8P-M03.
	■ PACKAGES AND CORRESPONDING PRODUCTS • MB95570H Series	Added the package DIP-8P-M03.
	■ PACKAGES AND CORRESPONDING PRODUCTS • MB95580H Series	Added the package DIP-8P-M03.
11	■ PIN ASSIGNMENT	Added the package DIP-8P-M03 to the pin assignment diagram of the MB95570H Series.
12	■ PIN FUNCTIONS (MB95560H Series, 32 pins)	Revised the function of the C pin. Capacitor connection pin → Decoupling capacitor connection pin
14	■ PIN FUNCTIONS (MB95560H Series, 20 pins)	Revised the function of the C pin. Capacitor connection pin → Decoupling capacitor connection pin
16	■ PIN FUNCTIONS (MB95570H Series, 8 pins)	Revised the function of the C pin. Capacitor connection pin → Decoupling capacitor connection pin
17	■ PIN FUNCTIONS (MB95580H Series, 32 pins)	Revised the function of the C pin. Capacitor connection pin → Decoupling capacitor connection pin
19	■ PIN FUNCTIONS (MB95580H Series, 16 pins)	Revised the function of the C pin. Capacitor connection pin → Decoupling capacitor connection pin
24	■ PIN CONNECTION • C pin	Revised “smoothing capacitor” to “decoupling capacitor”.
29	■ I/O MAP (MB95560H Series)	Corrected the initial value of the PLLC register. $00000000_B \rightarrow 000X0000_B$
31		Corrected the initial value of the CRTDA register. $00011111_B \rightarrow 000XXXXX_B$
33	■ I/O MAP (MB95570H Series)	Corrected the initial value of the PLLC register. $00000000_B \rightarrow 000X0000_B$
		Deleted all details of the PUL6 register.
35		Corrected the initial value of the CRTDA register. $00011111_B \rightarrow 000XXXXX_B$

(Continued)

# MB95560H/570H/580H Series

Page	Section	Details
36	■ I/O MAP (MB95580H Series)	Corrected the initial value of the PLLC register. $00000000_B \rightarrow 000X0000_B$
38		Deleted all details of the PUL6 register.
42	■ ELECTRICAL CHARACTERISTICS 1. Absolute Maximum Ratings	Corrected the initial value of the CRTDA register. $00011111_B \rightarrow 000XXXXX_B$
44		Replaced $I_{OL1}$ and $I_{OL2}$ with $I_{OL}$ for the parameter ““L” level maximum output current”.
45		Revised the remarks of the parameter ““L” level average current”.
47		Replaced $I_{OH1}$ and $I_{OH2}$ with $I_{OH}$ for the parameter ““H” level maximum output current”.
47	2. Recommended Operating Conditions	Revised the remarks of the parameter ““H” level average current”.
48		Revised “Smoothing capacitor” to “Decoupling capacitor” in the Parameter column and note *3.
49		Deleted P12 from the pins of $V_{OL2}$ for the parameter ““L” level output voltage”.
46, 47	3. DC Characteristics	Revised specifications of the parameter “Power supply current”.
47		Added $I_{INSTBY}$ to the parameter “Power supply current”.
48	4. AC Characteristics (1) Clock Timing	Revised specifications of $F_{CRH}$ of the parameter “Clock frequency”.
49		Added $F_{MCRPLL}$ to the parameter “Clock frequency”.
52		Corrected the minimum value of the parameter “Input clock pulse width” for the X0 pin and the X1 pin. $14.4 \rightarrow 12.4$
52	4. AC Characteristics (2) Source Clock / Machine Clock • Schematic diagram of the clock generation block	Corrected the symbol and the clock name in the block of the main CR PLL clock. $F_{MPLL} \rightarrow F_{MCRPLL}$ Main CR PLL → Main CR PLL clock  Corrected the abbreviation of the clock mode select bits. $SYCC2:RCS1, RCS0 \rightarrow SYCC:SCS[2:0]$
62	4. AC Characteristics (7) Low-voltage Detection	Revised specifications of the parameter “Hysteresis width”. Typ : — → 100 Max : 100 → —
64	5. A/D Converter (1) A/D Converter Electrical Characteristics	Revised specifications of the parameters “Zero transition voltage”, “Full-scale transition voltage” and “Compare time”.  Revised the minimum value of the parameter “Sampling time”. $0.517 \rightarrow 0.6$
65	5. A/D Converter (2) Notes on Using A/D Converter	Corrected the resistance for “ $2.7 \text{ V} \leq V_{CC} < 5.5 \text{ V}$ ”. $15.7 \text{ k}\Omega \rightarrow 5.7 \text{ k}\Omega$

(Continued)

# MB95560H/570H/580H Series

(Continued)

Page	Section	Details
68	6. Flash Memory Program/Erase Characteristics	Added the following note. *2: V <sub>CC</sub> = 2.4 V, T <sub>A</sub> = +85°C, 100000 cycles
69 to 74	■ SAMPLING CHARACTERISTICS	Revised all sampling characteristics diagrams.
76, 77	■ ORDERING INFORMATION	Revised all part numbers.
77		Added part numbers of the package "8-pin plastic DIP (DIP-8P-M03)".
83	■ PACKAGE DIMENSION	Added the package diagram of DIP-8P-M03.

# MB95560H/570H/580H Series

## FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome,  
Kohoku-ku Yokohama Kanagawa 222-0033, Japan  
Tel: +81-45-415-5858  
<http://jp.fujitsu.com/fsl/en/>

For further information please contact:

### North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC.  
1250 E. Arques Avenue, M/S 333  
Sunnyvale, CA 94085-5401, U.S.A.  
Tel: +1-408-737-5600 Fax: +1-408-737-5999  
<http://us.fujitsu.com/micro/>

### Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD.  
151 Lorong Chuan,  
#05-08 New Tech Park 556741 Singapore  
Tel : +65-6281-0770 Fax : +65-6281-0220  
<http://sg.fujitsu.com/semiconductor/>

### Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH  
Pittlerstrasse 47, 63225 Langen, Germany  
Tel: +49-6103-690-0 Fax: +49-6103-690-122  
<http://emea.fujitsu.com/semiconductor/>

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD.  
30F, Kerry Parkside, 1155 Fang Dian Road,  
Pudong District, Shanghai 201204, China  
Tel : +86-21-6146-3688 Fax : +86-21-6146-3660  
<http://cn.fujitsu.com/fss/>

### Korea

FUJITSU SEMICONDUCTOR KOREA LTD.  
902 Kosmo Tower Building, 1002 Daechi-Dong,  
Gangnam-Gu, Seoul 135-280, Republic of Korea  
Tel: +82-2-3484-7100 Fax: +82-2-3484-7111  
<http://kr.fujitsu.com/fsk/>

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD.  
10/F, World Commerce Centre, 11 Canton Road,  
Tsimshatsui, Kowloon, Hong Kong  
Tel : +852-2377-0226 Fax : +852-2376-3269  
<http://cn.fujitsu.com/fsp/>

Specifications are subject to change without notice. For further information please contact each office.

### All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.