TEXAS INSTRUMENTS

Data sheet acquired from Harris Semiconductor SCHS055C

January 1998 - Revised July 2002

Features

- High-Voltage Types (20V Rating)
- CD4070B Quad Exclusive-OR Gate
- CD4077B Quad Exclusive-NOR Gate
- Medium Speed Operation
 - t_{PHL} , t_{PLH} = 65ns (Typ) at V_{DD} = 10V, C_L = 50pF
- 100% Tested for Quiescent Current at 20V
- Standardized Symmetrical Output Characteristics
- 5V, 10V and 15V Parametric Ratings
- Maximum Input Current of $1\mu\text{A}$ at 18V Over Full Package Temperature Range
 - 100nA at 18V and 25°C
- Noise Margin (Over Full Package Temperature Range)
 1V at V_{DD} = 5V, 2V at V_{DD} = 10V, 2.5V at V_{DD} = 15V
- Meets All Requirements of JEDEC Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices

Applications

- Logical Comparators
- Adders/Subtractors
- Parity Generators and Checkers

Description

CD4070B, CD4077B


CMOS Quad Exclusive-OR and Exclusive-NOR Gate

The Harris CD4070B contains four independent Exclusive-OR gates. The Harris CD4077B contains four independent Exclusive-NOR gates.


The CD4070B and CD4077B provide the system designer with a means for direct implementation of the Exclusive-OR and Exclusive-NOR functions, respectively.

Ordering Information

PART NUMBER	TEMP. RANGE (^o C)	PACKAGE
CD4070BE	-55 to 125	14 Ld PDIP
CD4070BF	-55 to 125	14 Ld CERDIP
CD4070BM	-55 to 125	14 Ld SOIC
CD4070BNSR	-55 to 125	14 Ld SOP
CD4070BPWR	-55 to 125	14 Ld TSSOP
CD4077BE	-55 to 125	14 Ld PDIP
CD4077BF	-55 to 125	14 Ld CERDIP
CD4077BM	-55 to 125	14 Ld SOIC
CD4077BM96	-55 to 125	14 Ld SOIC
CD4077BNSR	-55 to 125	14 Ld SOP
CD4077BPWR	-55 to 125	14 Ld TSSOP



CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright © 2002, Texas Instruments Incorporated



(1 OF 4 IDENTICAL GATES)

CD4070B TRUTH TABLE (1 OF 4 GATES)

A	В	J
0	0	0
1	0	1
0	1	1
1	1	0

NOTE:

1 = High Level

0 = Low Level

 $J = A \oplus B$

(1 OF 4 IDENTICAL GATES)

CD4077B TRUTH TABLE (1 OF 4 GATES)

A	В	J
0	0	1
1	0	0
0	1	0
1	1	1

NOTE:

1 = High Level

0 = Low Level

 $J = \overline{A \oplus B}$

Absolute Maximum Ratings

DC Supply Voltage Range (V _{DD})	-0.5V to 20V
Input Voltage Range, All Inputs	to V _{DD} 0.5V
DC Input Current	±10mA

Operating Conditions

Temperature Range (T _A)	-55°C to 125°C
Supply Voltage Range (Typical)	

Thermal Information

Package Thermal Impedance, θ _{JA} (see Note 1): PDIP Package 80°C/W SOIC Package 86°C/W SOP Package 76°C/W TSSOP Package 113°C/W Maximum Junction Temperature (Hermetic Package) 175°C Maximum Storage Temperature Range -65°C to 150°C
Maximum Storage Temperature Range65°C to 150°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:


1. The package thermal impedance is calculated in accordance with JESD 51-7.

DC Electrical Specifications

	LIMITS AT INDICATED TEMPERATURES (°C)										
	NDITION	S					25			1	
PARAMETER	V _O (V)	V _{IN} (V)	V _{DD} (V)	-55	-40	85	125	MIN	ТҮР	МАХ	UNITS
Quiescent Device Current	-	0, 5	5	0.25	0.25	7.5	7.5	-	0.01	0.25	μΑ
I _{DD} Max	-	0, 10	10	0.5	0.5	15	15	-	0.01	0.5	μΑ
	-	0, 15	15	1	1	30	30	-	0.01	1	μΑ
	-	0, 20	20	5	5	150	150	-	0.02	5	μΑ
Output Low (Sink) Current	0.4	0, 5	5	0.64	0.61	0.42	0.36	0.51	1	-	mA
I _{OL} Min	0.5	0, 10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	mA
	1.5	0, 15	15	4.2	4	2.8	2.4	3.4	6.8	-	mA
Output High (Source) Current	4.6	0, 5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA
I _{OH} Min	2.5	0, 5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	mA
	9.5	0, 10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	mA
	13.5	0, 15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	mA
Output Voltage: Low Level,	-	0, 5	5	0.05	0.05	0.05	0.05	-	0	0.05	V
V _{OL} Max	-	0, 10	10	0.05	0.05	0.05	0.05	-	0	0.05	V
	-	0, 15	15	0.05	0.05	0.05	0.05	-	0	0.05	V
Output Voltage: High Level,	-	0, 5	5	4.95	4.95	4.95	4.95	4.95	5	-	V
V _{OH} Min	-	0, 10	10	9.95	9.95	9.95	9.95	9.95	10	-	V
	-	0, 15	15	14.95	14.95	14.95	14.95	14.95	15	-	V
Input Low Voltage,	0.5, 4.5	-	5	1.5	1.5	1.5	1.5	-	-	1.5	V
V _{IL} Max	1, 9	-	10	3	3	3	3	-	-	3	V
	1.5, 13.5	-	15	4	4	4	4	-	-	4	V
Input High Voltage,	0.5, 4.5	-	5	3.5	3.5	3.5	3.5	3.5	-	-	V
V _{IH} Min	1, 9	-	10	7	7	7	7	7	-	-	V
	1.5, 13.5	-	15	11	11	11	11	11	-	-	V
Input Current, I _{IN} Max	-	0, 18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μΑ

AC Electrical Specifications $T_A = 25^{\circ}$ C, Input t_r , $t_f = 20$ ns, $C_L = 50$ pF, $R_L = 200$ k Ω						
		TEST CONDITIONS	LIMITS ON ALL TYPES			
PARAMETER	SYMBOL	V _{DD} (V)	ТҮР	МАХ	UNITS	
Propagation Delay Time	t _{PHL} , t _{PLH}	5	140	280	ns	
		10	65	130	ns	
		15	50	100	ns	
Transition Time	t _{THL} , t _{TLH}	5	100	200	ns	
		10	50	100	ns	
		15	40	80	ns	
Input Capacitance	C _{IN}	Any Input	5	7.5	pF	

Typical Performance Curves











FIGURE 5. TYPICAL OUTPUT HIGH (SOURCE) CURRENT CHARACTERISTICS









10⁻¹

10⁻¹

1

V_{DD}, SUPPLY VOLTAGE (V) FIGURE 9. TYPICAL PROPAGATION DELAY TIME AS A

10

15

20

5

0

0

FUNCTION OF SUPPLY VOLTAGE

FIGURE 10. TYPICAL DYNAMIC POWER DISSIPATION AS A FUNCTION OF INPUT FREQUENCY

10

f_I, INPUT FREQUENCY (kHz)

10²

10³

10⁴

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated