

CMOS Dual J-K Master-Slave Flip-Flop


High-Voltage Types (20-Volt Rating)

■ CD4027B is a single monolithic chip integrated circuit containing two identical complementary-symmetry J-K masterslave flip-flops. Each flip-flop has provisions for individual J, K, Set, Reset, and Clock input signals. Buffered Q and Q signals are provided as outputs. This inputoutput arrangement provides for compatible operation with the RCA-CD4013B dual Dtype flip-flop.

The CD4027B is useful in performing control, register, and toggle functions. Logic levels present at the J and K inputs along with internal self-steering control the state of each flip-flop; changes in the flip-flop state are synchronous with the positivegoing transition of the clock pulse. Set and reset functions are independent of the clock and are initiated when a high level signal is present at either the Set or Reset input.

The CD4027B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

MAXIMUM RATINGS, Absolute-Maximum Values:



CD4027B Types

Features:

- Set-Reset capability
- Static flip-flop operation retains state indefinitely with clock level either "high" or "low"
- Medium speed operation 16 MHz (typ.) clock toggle rate at 10 V
- Standardized symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full packagetemperature range):

 $1 \text{ V at V}_{DD} = 5 \text{ V}$


2 V at VDD = 10 V


2.5 V at V_{DD} = 15 V

- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 138, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications:

Registers, counters, control circuits





TERMINAL ASSIGNMENT





Fig.1 - Logic diagram and truth table for CD4027B (one of two identical J-K flip flops).

RECOMMENDED OPERATING CONDITIONS at T_A = 25°C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	VDD	LIMITS All Packages		UNITS
	(Ý.)	Min.	Max.	
Supply Voltage Range (For $T_A = Full Package Temperature Range)$	-	3	18	v
		200	_	
Data Setup Time ts	10	75	-	ns
	15	50	· _	
	5	140	-	
Clock Pulse Width tw	10	60	_	ns
	15	40	_	
	5		3.5	
Clock Input Frequency (Toggle Mode) f _{CL}		dc	8	MHz
······	15		12	
	5		45	
Clock Rise or Fall Time t _r CL [*] , t _f CL	10	-	5	μs
	15	-	2	
	5	180		
Set or Reset Pulse Width tw	10	80	_	ns
•	15	50	_	



(Vosl

Fig.3 - Minimum output low (sink)

9269-263198

3

COMMERCIAL CMOS HIGH VOLTAGE IC8

If more than one unit is cascaded in a parallel clocked operation, t_PCL should be made less than or equal to the sum of the fixed propagation delay time at 15 pF and the transition time of the output driving stage for the estimated capacitive load.





Fig.7 -- Input current test circuit.

Fig.8 - Input-voltage test circuit.

Fig.9 - Quiescent device current test circuit.

STATIC ELECTRICAL CHARACTERISTICS

CHARAC-							<u>;</u>		···· /,		
TERISTIC		DITIO	vs V _{DD}	LIMITS AT INDICATED TEMPERATURES (°C) +25				(C)	UNITS		
	(V)	(V)	(V)	55	_40	+85	+125	Min.	Typ.	Max.	
Quiescent	· –	0,5	5	1	1	30	30	-	0.02	1	
Device	-	0,10	10	2	2	60	60		0.02	2	
Current	· -	0,15	15	4	4	120	120	-	0.02	4	μA
t _{DD} Max.		0,20	20	20	20	600	600		0.04	20	
Output Low	<u> </u>	†			<u> </u>	t					
(Sink)	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	_	
Current,	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1		mA
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6		
IOH Min.	13.5	0,15	15	-4.2	4	2.8	-2.4	3.4	-6.8	-	
Output Volt-										· <u> </u>	
age		0,5	5		0.0)5		_	0	0.05	
Low-Level,		0,10	10		0.0)5		_	0	0.05	
VOL Max.		0,15	15		0.0)5		-	0	0.05	
Output Volt-											V
age:	·	0,5	5		4.9	95		4.95	5	-	
High-Level,	—	0,10	10		9.9	95		9.95	10	_	
V _{OH} Min.	-	0,15	15 -		14.	95		14.95	15	···	
Input Low	0.5,4.5	_	5	1.5			_	1	1.5		
Voltage,	1,9	_	10	3			<u> </u>	_	3		
VIL Max.	1.5,13.5	-	15	4					4		
Input High	0.5,4.5	_	5	3.5			3.5			V	
Voltage,	1,9	—	10	7			7	. —			
V _{IH} Min.	1.5,13.5	-	15	11 11 –				·	-		
Input Current, I _{IN} Max.	-	0,18	18	±0.1	±0.1	±1	±1	_	±10-5	±0.1	μA



Dimensions in millimeters are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3}) .


Dimensions and Pad Layout for CD4027BH


CD4027B Types





DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C; Input t_f, t_f = 20 ns, CL = 50 pF, RL = 200 k Ω

CHARACTERISTIC	VDD	A	UNITS		
	(V)	Min.	Тур.	Max.	•.
Propagation Delay Time:	5	_	150	300	
Clock to Q or Q Outputs	10		65	130	ns
tPHL, tPLH	15	-	45	90	
	5		150	300	stration and
Set to Q or Reset to Q tPLH	10	-	65	130	ns
	15	-	45	90	
	5	-	200	400	
Set to Öror Reset to Ort _{PHL}	10	-	85	170	ns
	15	_	60	120	
Transition Time tTHL, tTLH	5		100	200	
	10		50	100	ns
· · · · ·	15		_40	80	l
Maximum Clack Innut	5	3.5	7		1. 1.
Maximum Clock Input Frequency# (Toggle Mode)	10	8	16	_	MHz
fCL	15	12	24	-	
	5	_	70	140	
Minimum Clock Pulse Width tw	10	-	30	60	ns
	15	-	20	40	
Minimum Set or Reset Pulse	5	-	.90	180	
Width tw	10	-	40	80	ns
eve eve	15	-	25	50	
	5	-	100	200	
Minimum Data Setup Time ts	10	- 1	35	75	ns
	15		25	50	
Clock Input Rise or Fall Time	5	-		45	
	10	-	—	5	μs
trCL ^{, t} fCL	15	-	-	2	L
Input Capacitance CJ		-	5	7.5	pF









load capacitance (SET to Q or RESET to Q).




Fig.12- Typical maximum clock frequency vs. supply voltage (toggle mode).



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

MPDI002C - JANUARY 1995 - REVISED DECEMBER 20002

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

/д.

- B. This drawing is subject to change without notice.
- /C Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).
 - The 20 pin end lead shoulder width is a vendor option, either half or full width.




MECHANICAL DATA

MSOI002B - JANUARY 1995 - REVISED SEPTEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

D (R-PDSO-G**) 8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MECHANICAL DATA

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated