1.0µs



# 4ch White LED Driver with Buck-Boost (40 LED Maximum)

# BD81A24MUV-M / BD81A24EFV-M

#### **General Description**

BD81A24MUV-M/EFV-M is a white LED driver with the capability of withstanding high input voltage (35V Max). This driver has 4ch constant-current drivers integrated in 1-chip, where each channel can draw up to 120mA (Max), which is also suitable for high illumination LED drive. Furthermore, a buck-boost current mode DC/DC controller is also integrated to achieve stable operation during power voltage fluctuation. Light modulation (5000: 1 dimming function) is possible by PWM input.

#### **Features**

- Integrated Buck-Boost Current Mode DC/DC Controller
- Integrated 4ch Current Driver for LED Drive
- 5000: 1 PWM Dimming @200Hz
- External Switching Frequency Synchronization
- Built-In Protection Function (UVLO, OVP, OCP, SCP)
- LED Abnormality Detection Function (Open/Short)
- Integrated V<sub>OUT</sub> Discharge Function (Buck-Boost or Buck Structure Limitation)
- AEC-Q100 Qualified (Note 1)

(Note 1) Grade1

#### **Application**

For Display audio, CID, Cluster, HUD Small and Medium type LCD Panels for Automotive use.

# Key Specifications

Operating Input Voltage Range
 Output LED Current Accuracy
 ±3.0%@50mA

■ DC/DC Oscillation Frequency 200 to 2200kHz

■ Operating Temperature Range -40 to +125°C

■ LED Maximum Output Current 120mA/ch

PWM Min Pulse Width

# Package(s) W(Typ) x D(Typ) x H(Max)

VQFN28SV5050 HTSSOP-B28 (BD81A24MUV-M) (BD81A24EFV-M)

 $W(Typ) \times D(Typ) \times H(Max)$   $W(Typ) \times D(Typ) \times H(Max)$  5.0mm  $\times$  5.0mm  $\times$  1.0mm 9.7mm  $\times$  6.4mm  $\times$  1.0mm





#### **Typical Application Circuit**





Figure 1. Buck-Boost Application Circuit

OProduct structure: Silicon monolithic integrated circuit

OThis product has no designed protection against radioactive rays

### Pin Description VQFN28SV5050 (Top view)



# HTSSOP-B28 (Top view)




Figure 2. Pin Configuration

# **Pin Configuration**

VQFN28	HTSSOP	Terminal	Function			
SV5050	-B28	Name				
1	11	LEDEN1	LED output pin enable terminal 1			
2	12	LEDEN2	LED output pin enable terminal 2			
3	13	LED1	LED output terminal 1			
4	14	LED2	LED output terminal 2			
5	15	LED3	LED output terminal 3			
6	16	LED4	LED output terminal 4			
7	17	OVP	Over-voltage detection terminal			
8	18	ISET	LED output current setting terminal			
9	19	PGND	LED output GND terminal			
10	20	OUTL	Low side FET drain terminal			
11	21	DGND	DC/DC output GND terminal			
12	22	VDISC	Output voltage discharge terminal			
13	23	SW	High side FET source terminal			
14	24	OUTH	High side FET gate terminal			
15	25	BOOT	High side FET driver power supply terminal			
16	26	VREG	Internal constant voltage			
17	27	EN	Enable terminal			
18	28	CS	DC/DC current sense terminal			
19	1	VCC	Input power supply terminal			
20	2	SS	"Soft Start" Capacitor connection			
21	3	COMP	ERR AMP output			
22	4	RT	Oscillation Frequency-setting resistor input			
23	5	SYNC	External synchronization input terminal			
24	6	SHDETEN	Short detection enable signal			
25	7	GND	Small signal GND terminal			
26	8	PWM	PWM light modulation input terminal			
27	9	FAIL1	"Failure" signal output terminal			
28	10	FAIL2	LED open/short detection output signal			
-	-	Thermal PAD	Back side thermal PAD (Please connect to GND)			

# **Block Diagram**




Figure 3. Internal Block Diagram

# **Description of Blocks**

#### 1. Voltage Reference (VREG)

5V (Typ) is generated from the  $V_{CC}$  Input Voltage (when at EN=High). This voltage (VREG) is used as power supply of internal circuit and when fixing the pins outside of the IC at a high voltage, as well. The UVLO protection is integrated in VREG. The circuit starts to operate at  $V_{CC} \ge 4.0 \text{V}$  (Typ) and VREG=3.5V (Typ) and stops when at  $V_{CC} \le 3.5 \text{V}$  (Typ) or VREG $\le 2.0 \text{V}$  (Typ). For release/cancellation condition and detection condition, please refer to Table 2 on page 11. Connect a ceramic capacitor (CREG) to VREG terminal for phase compensation. CREG range is  $1.0 \mu\text{F}$  to  $4.7 \mu\text{F}$  and recommend value is  $2.2 \mu\text{F}$ . If the CREG is not connected, the operation of circuit will be notably unstable.

#### 2. Constant Current Driver

	Table1.	LED	Control	Loa	ic
--	---------	-----	---------	-----	----

LEDEN1	LEDEN2	LED1	LED2	LED3	LED4
L	L	ON	ON	ON	ON
Н	L	ON	ON	ON	OFF
L	Н	ON	ON	OFF	OFF
Н	Н	ON	OFF	OFF	OFF

If less than four constant-current drivers are used, please make the LED1 to 4 terminal 'open' while the output 'OFF' by LEDEN1 and LEDEN2 terminal. The truth table for these pins is shown above. If the unused constant-current driver output will be set open without the process of LEDEN1,2 terminals, the 'open detection' will be activated. The LEDEN1, 2 terminals is pulled down internally in the IC and it is low at 'open' condition. They should be connected to VREG terminal or fixed to logic HIGH when in use.

#### (1) Output Current Setting (RISET)




Figure 4. ILED vs RISET

The Output Current ILED can be obtained by the following equation:

$$ILED[mA] = (1.0V/RISET[k\Omega]) \times 5000$$

RISET operating range is 41kohm to 250kohm. It cannot change the RISET value in the operation.

This IC has ISET-GND short protection that protect LED element from over current when ISET and GND is short. If the RISET value is under 4.7kohm, the IC detects ISET-GND short and LED current becomes off.

#### <Caution of LED current setting>

If the output current  $I_{LED}$  is set to >100mA/ch, the stability of LED current within specified operating temperature range will decrease. LED current supply value will depends on the amount of ripple in output voltage (VOUT). The figure below shows the temperature and the possible LED current maximum value settings, please adjust the ripple voltage in such a way that the LED current value setting will fall within the range as shown on the graph below. ( $\Delta$ VOUT: Output Ripple Voltage) Please refer P22, there is the detail information of VOUT ripple voltage.




Figure 5. Temperature (Ta) vs Output LED Current (ILED)

# (2) PWM Intensity Control






Figure 6. PWM=150Hz, Duty=0.02%, I<sub>LED</sub> Waveform

Figure 7. PWM=150Hz, Duty=50.0%, ILED Waveform

The current driver ON/OFF is controlled by PWM terminal. The duty ratio of PWM terminal becomes duty ratio of I<sub>LED</sub>. If don't use PWM dimming, please set the PWM terminal to HIGH. Output light intensity is greatest at 100% input

# 3. Buck-Boost DC/DC Controller

# (1) Number of LED in Series Connection

In this IC, the output voltage of the DC/DC converter (VOUT) is controlled by LED cathode voltage (LED1–4 terminal voltage) becomes 1.0V (Typ). When two or more LED are operating at the same time, the LED terminal voltage that connects the highest LED Vf row is held at 1.0V (Typ). Then the voltages of other LED terminal will increased only LED VF tolerance. Please decide LED VF tolerance by using the description as shown below:

LED series number x LED VF tolerance voltage < Short Detection Voltage 4.2V (Min) — LED Control Voltage 1.1V (Max)

#### (2) Over Voltage Protection (OVP)

The output of the DC/DC converter (VOUT) should be connected to the OVP pin via voltage divider. If OVP terminal voltage is over 2.0V (Typ), Over Voltage Protection (OVP) is active and stop the DCDC switching. In determining an appropriate trigger voltage for OVP function, consider the total number of LEDs in series and the Maximum variation in VF. When OVP terminal voltage drops to 1.94V (Typ) after OVP operation, the OVP will be released. If ROVP1 is GND side resistance, ROVP2 is output voltage side resistance and output voltage is VOUT, OVP will occur at below equation.

$$VOUT[V] \ge \{(ROVP1[k\Omega] + ROVP2[k\Omega])/ROVP1[k\Omega]\} \times 2.0[V]$$

OVP will engage when  $V_{OUT} > 32V$  if  $ROVP1 = 22k\Omega$  and  $ROVP2 = 330k\Omega$ .

#### (3) Buck-Boost DC/DC Converter Oscillation Frequency (FOSC)




Figure 8. RRT vs FOSC

DCDC oscillation frequency can be set via a resistor connected to the RT pin. This resistor determines the charge/discharge current to the internal capacitor, thereby changing the oscillation frequency. Please set the resistance of RRT using the above data and below equation.

$$Fosc[kHz] = (81 \times 10^2 / RRT[k\Omega]) \times a$$

Where:

81×102 is the constant value in IC (+/-10%)

 $\alpha$  is the adjustment factor

(RRT:  $\alpha$  = 41kΩ: 1.01, 27kΩ: 1.00, 18kΩ: 0.99, 10 kΩ: 0.98, 4.7kΩ: 0.97, 3.9kΩ: 0.96)

A resistor in the range of 3.6 k $\Omega$  to 41 k $\Omega$  is recommended. Settings that deviate from the frequency range shown above may cause switching to stop, and proper operation cannot be guaranteed.

# (4) External Synchronization Oscillation Frequency (FSYNC)

If the clock signal input to SYNC terminal, the internal oscillation frequency can be synchronized externally.

Do not switch from external to internal oscillation if the DC/DC converter is active.

The clock input to SYNC terminal is valid only in rising edge.

As for the external input frequency, the input of the internal oscillation frequency  $\pm$  20% decided in RT terminal resistance is recommended.

# (5) Soft Start Function (SS)

The soft-start (SS) function can limits the start up current and output rise-time slowly if the capacitor connected to SS terminal. It is available for prevention of output voltage overshoot and inrush current. If you don't use soft-start function, please set SS terminal open. For the calculation of SS time, please refer to the formula on page 24.

# (6) Max Duty

If this IC operates by DCDC switching Max Duty, it would not output expect voltage and LED current decrease or LED current OFF by SCP. Please set load condition and external parts for DCDC switching Duty does not reach Max Duty.

## 4. Protect Function

Table 2. The detect of	condition of oach	protect function an	ad the eneration	during dotaction

But it Funds	Detect C		
Protect Function	[Detection]	[Release/ Cancellation]	Operation During Detection
UVLO	Vcc<3.5V or VREG<2.0V	VCC >4.0V and VREG>3.5V	All Blocks Shuts down (Except for VREG)
TSD	Tj>175°C	Tj<150°C	All Blocks Shuts down (Except for VREG)
OVP	VOVP <sub>P</sub> >2.0V	V <sub>OVP</sub> <1.94V	DCDC switching OFF
OCP	Vcs≤Vcc-0.2V	Vcs>Vcc-0.2V	DCDC switching OFF
SCP	One of the LED1-4 is under 0.3V or VOVP<0.57V (100ms delay @300kHz)	EN Reset or UVLO Reset	After SCP delay time, all block Latch Off (Except for VREG)
LED Open Protection	VLED<0.3V and VOVP>2.0V	EN Reset or UVLO Reset	Only the detected channel latches OFF
LED Short Protection	VLED>4.5V (100ms delay @300kHz)	EN Reset or UVLO Reset	After LED Short delay time, only the detected channel latch OFF




Figure 9. Protection Flag Output Block Diagram

The operating status of the protection is propagated to FAIL1 and FAIL2 terminals (open-drain outputs). FAIL1 becomes low when OVP or OCP protection is detected, whereas FAIL2 becomes low when SCP, LED open or LED short is detected. If the FAIL terminal will not be used as flag output, please make the FAIL terminal open or connect it to GND. But if the FAIL terminal will be used as a flag output, it is recommended to pull-up the FAIL1, 2 terminals to VREG terminal. The recommended value of pull-up resistance is  $100k\Omega$ .

#### (1) Under-Voltage Lock Out (UVLO)

The UVLO shuts down all the circuits except VREG when VCC<3.5V (Typ) or VREG <2.0V (Typ). And UVLO is released by Vcc>4.0V (Typ) and VREG>3.5V (Typ).

# (2) Thermal Shut Down (TSD)

The TSD shuts down all the circuits except VREG when the Tj reaches 175°C (Typ), and releases when the Tj becomes below 150°C (Typ).

#### (3) Over-Voltage Protection (OVP)

The output voltage of DC/DC is detected from the OVP terminal voltage, and the over-voltage protection will activate if the OVP terminal voltage becomes greater than 2.0V (Typ). When OVP is activated, the switching operation of the DC/DC turns off. And OVP terminal becomes less than 1.94V (Typ), OVP is released and the switching operation of the DC/DC turns on.

#### (4) Over-Current Protection (OCP)

The OCP detects the coil current by monitoring the voltage of the high-side resistor, and activates when the CS voltage becomes less than  $V_{\text{CC}}$ -0.2V (Typ).

When the OCP is activated, the switching operation of the DC/DC turns off. And CS voltage becomes over than Vcc-0.2V (typ), OCP is released and the switching operation of the DC/DC turns on.

# (5) Short Circuit Protection (SCP)

When the LED terminal voltage becomes less than 0.3V (Typ) or OVP terminal becomes less than 0.57V (typ), the built-in counter operation will start and the latch will activate at oscillation frequency in 32770 count. In case of fosc=300kHz, the count time is approximately 100ms. If the LED terminal voltage becomes over 0.3V or OVP terminal becomes over 1.0V (typ) before 32770 count, the counter resets and SCP is not detected.

# (6) LED Open Detection

When the LED terminal voltage is below 0.3V (Typ) and OVP terminal voltage more than 2.0V (Typ) simultaneously, LED open is detected and latches off the open channel.

#### (7) LED Short Detection Circuit

If the LED terminal voltage becomes more than 4.5V (Typ), the built-in counter operation will start and the latch will activate at oscillation frequency in 32770 count. In case of fosc=300kHz, the count time is approximately 100ms. During PWM dimming, the LED Short Detect operation is carried out only when PWM=High. If the LED terminal voltage becomes less than 4.5V (Typ) before 32770 count, the counter resets and LED Short is not detected. When LED Short Detect function will not be used, SHDETEN terminal should be connected to VREG before starting. When LED Short Detect function is used, the SHDETEN terminal should be connected to GND. In addition, it cannot change SHDETEN voltage (High or Low) during normal operation.

# (8) PWM Low Latch Off Circuit

After the EN is ON, the low interval of PWM input is counted by built-in counter. The clock frequency of counter is the fosc Frequency, which is determined by RRT, and stops the operation of circuits except VREG at 32768 counts. In case of fosc=300kHz, the count time is approximately 100ms.

#### (9) Output Voltage Discharge Circuit (VDISC function)

When EN restart with Vout charge remaining, there is the possibility of LED flicker. Therefore restarting DC/DC must be operated after discharging Vout. If using only pull-down resistance as setting OVP for discharge, it takes a lot time for discharging Vout. Therefore this product has functionality of circuit for Vout discharge. Vout discharge function is available for Buck Boost or Buck application. It is need to connect Vout and VDISC terminal and use VDISC function. When VDISC terminal is connected to Vout, the output can be discharged when DCDC circuit becomes OFF (with EN changing high to low or detection of protect).

The discharge time Tdisc is expressed in the following equations.

$$Tdisc[s] = \frac{3 \times Vout[V] \times Cout[F]}{4 \times IDISC[A]}$$

Where:

Tdisc: DC/DC Output Discharge Time COUT: DC/DC Output Capacity Vout: DC/DC Output Voltage IDISC: Discharge current

Please confirm IDISC value that 25% of Vout voltage from following graph and input above equation. For example, when using Vout=20V, please use IDISC value of Vout=5V (approximately 76mA). It will take Tdisc time for Vout discharge. Please set EN=Low time over than Tdisc for prevent LED flicker. This Tdisc value is reference data. Please verifying by actual measurements.




Figure 10. Vout vs IDISC

Absolute Maximum Ratings (Ta=25°C)

Parameter	Symbol	Rating	Unit
Power Supply Voltage	Vcc	40	V
BOOT, OUTH Pin Voltage	<b>V</b> воот, <b>V</b> оитн	45	V
SW, CS, OUTL Pin Voltage	Vsw, Vcs, Voutl	40	V
BOOT-SW Pin Voltage	V <sub>BOOT</sub> -sw	7	V
LED1 to 4, VDISC Pin Voltage	VLED1,2,3,4, VVDISC	40	V
PWM, SYNC, EN pin Voltage	VPWM, VSYNC, VEN	-0.3 to +7	V
VREG, OVP, FAIL1, FAIL2, SS, RT pin Voltage	VVREG, VOVP, VFAIL1, VFAIL2, VSS, VRT	-0.3 to +7 < VCC	V
LEDEN1, LEDEN2, ISET, COMP, SHDETEN pin Voltage	VLEDEN1, VLEDEN2, VISET VCOMP, VSHDETEN	-0.3 to +7 < VREG	V
Junction Temperature Range	Тј	-40 to +150	°C
Storage Temperature Range	Tstg	-55 to +150	°C
LED Maximum Output Current	ILED	120 (Note 1)	mA

<sup>(</sup>Note 1) Current level per channel. Please set LED current that does not over Junction Temperature Range (Tj) maximum.

**Recommended Operating Ratings** 

Parameter	Symbol	Ra	Unit	
raianielei	Symbol	Min	Max	Offic
Power Supply Voltage (Note 2)	Vcc	4.5	35	V
Operating Temp Range	Topr	-40	+125	°C
DC/DC Oscillation Frequency Range	Fosc	200	2200	kHz
External Synchronization Frequency Range (Note 3) (Note 4)	FSYNC	200	2200	kHz
External Synchronization Pulse Duty Range	FSDUTY	40	60	%

**Recommended Parts Ratings** 

Parameter	Symbol	Rat	Unit		
raiametei	Symbol	Min	Max	Offic	
VREG Capacitor	CREG	1.0	4.7	μF	
LED Current setting Resistance	RISET	41	250	kΩ	
DC/DC Oscillation Frequency setting Resistance	RRT	3.6	41	kΩ	
Soft Start setting Capacitor	css	0.047	0.47	μF	

<sup>(</sup>Note2) It is near Vcc terminal voltage. Please be careful the voltage drop by Vcc line impedance.

(Note3) If don't use an external synchronization frequency, please make the SYNC open or connect to GND.

(Note4) If using an external synchronization frequency, don't change to internal oscillation in the middle of process.

#### Thermal Resistance(Note 1)

Davamatar	Cymahal	Thermal Res	sistance (Typ)	l lmit
Parameter	Symbol	1s <sup>(Note 3)</sup>	2s2p <sup>(Note 4)</sup>	Unit
VQFN28SV5050				
Junction to Ambient	$\theta_{JA}$	128.5	31.5	°C/W
Junction to Top Characterization Parameter <sup>(Note 2)</sup>	$\Psi_{ extsf{JT}}$	12	9	°C/W
HTSSOP-B28				
Junction to Ambient	θја	107.0	25.1	°C/W
Junction to Top Characterization Parameter <sup>(Note 2)</sup>	$\Psi_{ extsf{JT}}$	6	3	°C/W

(Note 1)Based on JESD51-2A(Still-Air)
(Note 2)The thermal characterization parameter to report the difference between junction temperature and the temperature at the top center of the outside surface of the component package.

00000	00	00p	oo p		ugo.
(Note 3)Using a	PCB I	board	based	on.	IFSD51-3

	(Note 9) Carring a 1 CB board based on the CBC 1 C.					
	Layer Number of Measurement Board	Material	Board Size			
	Single	FR-4	114.3mm x 76.2mm x 1.57mmt			
	Тор					
	Copper Pattern	Thickness				
ĺ	Footprints and Traces	70µm				

(Note 4)Using a PCB board based on JESD51-5, 7.

Layer Number of	Material	Board Size		Thermal Vi	a <sup>(NOTE 5)</sup>
Measurement Board	Material	Board Size		Pitch	Diameter
4 Layers	FR-4	114.3mm x 76.2mm x 1.6mmt		1.20mm	Ф0.30mm
Тор		2 Internal Layers		Botto	n
Copper Pattern	Thickness	Copper Pattern	Thickness	Copper Pattern	Thickness
Footprints and Traces	70µm	74.2mm x 74.2mm	35µm	74.2mm x 74.2m	m 70µm

(Note 5) This thermal via connects with the copper pattern of all layers...

Electrical Characteristics (Vcc=12V, Ta = -40°C to +125°C *Unless otherwise specified)						
Parameter	Symbol	Min	Limit Normal	Max	Unit	Conditions
Circuit Current	Icc	-	-	10	mA	EN=High, SYNC=High, RT=OPEN PWM=Low, ISET=OPEN,C <sub>IN</sub> =10µF
Standby Current	Ist	-	-	10	μΑ	EN=Low, VDISC=OPEN
[VREG]						
Reference Voltage	V <sub>REG</sub>	4.5	5.0	5.5	V	IREG=-5mA, CREG=2.2µF
[ОИТН]						
OUTH High Side ON-Resistor	Ronнн	1.5	3.5	7.0	Ω	IOUTH=-10mA
OUTH Low Side ON-Resistor	Ronhl	0.8	2.5	5.5	Ω	IOUTH=10mA
OCP Detection Voltage	VOLIMIT	VCC-0.22	VCC-0.2	VCC-0.18	٧	
[OUTL]						
OUTL ON-Resistor	Ronl	0.44	0.80	1.15	Ω	IOUTL=-10mA, Ta=25°C
		0.20	0.80	2.10	Ω	IOUTL=10mA, Ta=-40°C to 125°C
[sw]						
SW Low Side ON-Resistor	R <sub>ON_SW</sub>	4.0	10.0	25.0	Ω	ISW=10mA
[Error AMP]						
LED Control Voltage	V <sub>LED</sub>	0.9	1.0	1.1	V	
COMP Sink Current	ICOMPSINK	35	80	145	μΑ	VLED=2V, VCOMP=1V
COMP Source Current	ICOMPSOURCE	-145	-80	-35	μΑ	VLED=0.5V, VCOMP=1V
[Oscillator]						
Oscillation Frequency 1	fosc1	285	300	315	kHz	RT=27kΩ
Oscillation Frequency 2	fosc2	1800	2000	2200	kHz	RT=3.9kΩ
[OVP]						
OVP Detection Voltage	V <sub>OVP1</sub>	1.9	2.0	2.1	٧	VOVP=Sweep up
OVP Hysteresis Width	Vovphys1	0.02	0.06	0.10	٧	VOVP=Sweep down

·			Limit			cified)	
Parameter	Symbol	Min	Normal	Max	Unit	Conditions	
[UVLO]							
UVLO Detection Voltage	Vuvlo	3.2	3.5	3.8	V	VCC: Sweep down	
UVLO Hysteresis Width	V <sub>UHYS</sub>	0.25	0.5	0.75	V	VCC: Sweep up, VREG>3.5V	
[LED Output]					•		
LED Current Relative		-3	-	+3	%	ILED=50mA, Ta=25°C ΔILED1=(ILED/ILED_AVG-1)×100	
Dispersion	ILED1	-5	-	+5	%	ILED=50mA, Ta=-40°C to 125°C ΔILED1=(ILED/ILED_AVG-1)×100	
LED Current Absolute		-3	-	+3	%	ILED=50mA, Ta=25°C ΔILED2=(ILED/50mA-1)×100	
Dispersion	I <sub>LED2</sub>	-5	-	+5	%	ILED=50mA, Ta=-40°C to 125°C ΔILED2=(ILED/50mA-1)×100	
ISET Voltage	V <sub>ISET</sub>	0.9	1.0	1.1	V	RISET=100kΩ	
PWM Minimum Pulse Width	T <sub>MIN</sub>	1	-	-	μs	FPWM=150Hz to 15kHz, ILED=20mA to 100mA	
PWM Frequency	f <sub>РWМ</sub>	0.15	-	20	kHz		
[Protection Circuit]							
LED Open Detection Voltage	Vopen	0.2	0.3	0.4	V	VLED1,2,3,4= Sweep down	
LED Short Detection Voltage	V <sub>SHORT</sub>	4.2	4.5	4.8	V	VLED1,2,3,4= Sweep up	
LED Short Detection Latch OFF Delay Time	tshort	70	100	130	ms	RRT=27kΩ	
SCP Latch OFF Delay Time	tscp	70	100	130	ms	RRT=27kΩ	
PWM Latch OFF Delay Time	t <sub>PWM</sub>	70	100	130	ms	RRT=27kΩ	
ISET-GND Short Protection impedance	RISETPROT	-	-	4.7	kΩ		
[Logic Input]							
Input High Voltage	V <sub>INH</sub>	2.1	-	VREG	V	EN, SYNC, SHDETEN, PWM, LEDEN1, LEDEN2	
Input Low Voltage	VINL	GND	-	0.8	V	EN, SYNC, SHDETEN, PWM, LEDEN1, LEDEN2	
Input Current	lin	15	50	100	μΑ	VIN=5V(EN,SYNC, SHDETEN PWM, LEDEN1, LEDEN2,)	
[FAIL Output (Open Drain)]							
FAIL Low Voltage	Vol	-	0.1	0.2	V	IOL=0.1mA	

# **Typical Performance Curves**




Figure 11. Circuit Current vs Supply Voltage




Figure 12. VREG vs Temperature




Figure 13. Switching Frequency vs Temperature (@ 300 kHz)





Figure 14. Switching Frequency vs Temperature (@ 2000 kHz)

# **Typical Performance Curves - continued**






Figure 15. LED Current vs LED Voltage

Figure 16. LED Current vs Temperature




Figure 17. Efficiency vs Output Current (Buck-Boost Application)




Figure 18. Efficiency vs Output Current (Boost Application)

# **Timing Chart (Start up and Protection)**




Figure 19. Startup and Protect function timing chart

- \*1 Vcc, EN, PWM, SYNC are input sequence free.
- \*2 The count time of 32770clk × 1/F<sub>OSC</sub>. In case of fosc=300kHz, the count time is approximately 100ms.
- \*3 Above timing chart is the case of pulling up FAIL1 and FAIL2 terminal to VREG.
  - When VOVP less than 1.0V, regardless of PWM input, the DC/DC switching operation will be active (Pre-Boost function).
     And if VOVP reaches 1.0V, the Pre-Boost is finished.
  - When VLED2 less than 0.3V and VOVP more than 2.0V, LED Open Protect is active and LED2 is turned OFF. Then FAIL2 becomes Low.
  - If The condition of VLED3 more than 4.5V passes 100ms (@fosc=300kHz), LED3 is turned OFF. Then FAIL2 becomes Low.
  - 4. When VLED4 short to GND, increase the Vout voltage. Then VOVP rises over 2.0V, FAIL1 becomes Low. If OVP occur, DCDC switching is OFF and decrease Vout voltage, then OVP repeats ON/OFF. And DCDC switching and LED current of each CH is OFF after approximately 100ms. (In case of fosc=300kHz).

# **Timing Chart (Start up and Restart)**




Figure 20. Start up and EN restart timing chart

- \*1 EN Low term when EN restart needs more 2.0ms
- \*2 Please restart after Vout voltage discharged. Vout discharge function (P.8) or external discharge switch is available. If EN restart with Vout voltage remaining, there is possibility of LED flash.

# **Application Examples**

When using as Boost DC/DC converter




Figure 21. Boost application circuit

Note: When using as boost DC/DC converter, if the V<sub>OUT</sub> and LED terminal are shorted, the over-current from VIN cannot be prevented. To prevent overcurrent, carry out measure such as inserting fuse in between V<sub>CC</sub> and RCS.

When using as Buck DC/DC Converter




Figure 22. Buck application circuit

#### **PCB** Application Circuit




Figure 23. PCB Application Circuit

- Please arrange RRT resistor closest to RT pin and do not attach capacitor.
- Please arrange RISET resistor closest to ISET pin and do not attach capacitor.
- Please attach the decoupling capacitor of CIN and CREG to IC pin as close as possible.
- Because there is possibility that big current may flow into DGND and PGND, please make the impedance low.
- In pins of ISET, RT and COMP, please pay attention so that noise will not get in.
- Since PWM, OUTH, OUTL, SW, SYNC and LED 1-4 are switching, please pay attention so that it will not affect the surrounding pattern.
- There is a heat dissipation PAD at the back of package. Please solder the board for the heat dissipation PAD.
- Please set the gate resistor of step-down FET (M1) to 0Ω. If resistor is connected, M1 OFF timing is delayed in M1 parasitic capacity and gate resistor, and the penetrating current flows to the internal transistor of M1 and SW. OCP may be detected by penetrating current.
- To reduce noise, please consider the board layout in the shortest MIN impedance for Boost loop
   (D2→COUT→DGND→OUTL→D2) and Buck loop (VCC→RCS→M1→D1→DGND→GND→CIN→VCC).


PCB Board External Components List (Buck Boost application)

serial No.	component name	component value	product name	Manufacturer
1	CIN1	10μF	GCM32EC71H106KA01	murata
2	CIN2	_	_	_
3	CIN3	_	_	_
4	RCS1	100mΩ	MCR100 Series	Rohm
5	RCS2	100mΩ	MCR100 Series	Rohm
6	RCS3	Short	_	_
7	CCS	_	_	_
8	CSS	0.1µF	GCM155R71H104KE37	murata
9	CPC1	0.01µF	GCM155R71H104KE37	murata
10	RPC1	5.1kΩ	MCR03 Series	Rohm
11	RRT1	27kΩ	MCR03 Series	Rohm
12	RFL1	100kΩ	MCR03 Series	Rohm
13	RFL2	100kΩ	MCR03 Series	Rohm
14	CREG	2.2µF	GCM188C71A225KE01	murata
15	CBOOT	0.1µF	GCM155R71H104KE37	murata
16	RBOOT	Short	_	_
17	L1	22µH	SLF12565T-220M3R5-PF	TDK
18	M1	_	RSS070N05	Rohm
19	_	_	_	_
20	D1	_	RB050L-40	Rohm
21	D2	_	RB050L-40	Rohm
22	COUT1	10µF	GCM32EC71H106KA01	murata
23	COUT2	10µF	GCM32EC71H106KA01	murata
24	COUT3	10µF	GCM32EC71H106KA01	murata
25	COUT4	10µF	GCM32EC71H106KA01	murata
26	ROVP1	30kΩ	MCR03 Series	Rohm
27	ROVP2	360kΩ	MCR03 Series	Rohm
28	RISET1	100kΩ	MCR03 Series	Rohm
29	_	_	_	_

(Note) Above components should be changed by load or conditions.

# **Selection of Components Externally Connected**

Follow the steps as shown below for selecting the external components.



#### 1. Input Peak Current IL Max Computation




Figure 24. Output Application Circuit Diagram (In case of Buck-Boost application)

(1) Max Output Voltage (Vout Max) Computation

Consider the VF variation and number of LED connection in series for Vout Max derivation

$$Vout\_Max = (V_F + \Delta V_F) \times N + 1.1V$$

Vout\_Max [V]: Max Output Voltage VF [V]: LED VF Voltage

ΔVF [V]: LED VF Voltage Variation

N: LED series number

(2) Max Output Current IOUT\_MAX Computation

$$Iout\_Max = ILED \times 1.05 \times M$$

lout\_Max [A]: Max Input Peak Current
ILED [A]: Output Current per Channel

M: LED parallel number

(3) Max Input Peak Current I<sub>L\_MAX</sub> Computation

$$IL\_Max = IL\_AVG + 1 / 2\Delta IL$$

IL\_Max[A]: Max Input Peak Current
IL\_AVG[A]: Max Input Average Current
ΔIL[A]: Input Current Amplification

(In case of Boost application)

$$IL\_AVG = Vout\_Max \times Iout\_Max / (\eta \times VCC)$$

$$\Delta I_L = \frac{VCC}{L} \times \frac{1}{Fosc} \times \frac{Vout\_Max-VCC}{Vout\_Max}$$

(In case of Buck-Boost application)

$$IL\_AVG = (VCC + Vout\_Max) \times Iout\_Max / (\eta \times VCC)$$

$$\Delta I_L = \frac{\textit{VCC}}{\textit{L}} \times \frac{1}{\textit{Fosc}} \times \frac{\textit{Vout\_Max}}{\textit{VCC+Vout\_Max}}$$

(In case of Buck application)

$$IL\_AVG = Iout\_Max / \eta$$

$$\Delta I_L = \frac{Vout}{L} \times \frac{1}{Fosc} \times \frac{VCC - Vout\_Max}{VCC}$$

VCC[V]: Input Voltage 
Fosc [Hz]: Switching Frequency 
L [H]: Coil Value

The worst case for VIN is Minimum, so the Minimum value should be applied in the equation.

The current-mode Type of DC/DC convertor is adopted for BD81A24MUV-M/EFV-M, which is optimized with the use of therecommended L value in the design stage. This recommendation is based upon the efficiency as well as the stability. The L values outside this recommended range may cause irregular switching waveform and hence deteriorate stable operation. n (efficiency) becomes almost 80%.

2. Setting of Over-Current Protection (IOCP) Value

$$IOCP[A] = Vocp\_Min[V] (= 0.18V) \div Rcs[\Omega] > IL\_Max[A]$$

RCS should be selected by above equation.

#### 3. Selection of the inductor

In order to achieve stable operation of the current mode DC/DC converter, we recommend selecting the L value in the range indicated below.

$$0.05[V/\mu s] < \frac{Vout[V] \times Rcs[\Omega]}{L[\mu H]} < 0.63 \times Fosc[MHz]$$

Since there is almost ±30% variation in the value of coil L, keep enough margin and set.

The smaller  $\frac{Vout[V] \times Rcs[\Omega]}{L[\mu H]}$  allows stability improvement but slows down the response time.

If the condition of VCC is under 5V, please satisfy below equation when selecting the coil.

$$L[\mu H] < \frac{12 \times VCC[V] \times VCC[V] \times \eta}{Vout[V] \times ILED[A] \times Fosc[MHz]}$$

The coil outside of above equations may cause Low LED brightness.

#### Selection of Coil L, Diode D1, D2, MOSFET M1, RCS and COUT

	Current Rating	Voltage Rating	Heat Loss
Coil L	> IL_Max	_	
Diode D1	> IOCP	> VCC_Max	
Diode D2	> IOCP	> Vovp_Max	_
MOSFET M1	> IOCP	> VCC_Max	_
Rcs	_	_	> locp <sup>2</sup> × Rcs
Соит	_	>Vovp_Max	

Please consider external parts deviation and make the setting with enough margin.

In order to achieve fast switching, choose the MOSFET's with the smaller gate-capacitance.

# 5. Selection of Output Capacitor

Select the output capacitor COUT based on the requirement of the ripple voltage Voutpp.

$$Voutpp[V] = \frac{20 \times ILED[A]}{Fosc[Hz] \times Cout[F] \times \eta} + \Delta I_L[A] \times R_{ESR}[\Omega]$$

Actually, VOUT ripple voltage is sensitive to PCB layout and external components characteristics. Therefore, when designing for mass-production, stability should be thoroughly investigated and confirmed in the actual physical design. Available Cout max value is  $500\mu$ F.

# 6. Selection of Input Capacitor

We recommend an input capacitor greater than 10µF with the small ESR ceramic capacitor. The input capacitor outside of our recommendation may cause large ripple voltage at the input and hence lead to malfunction.

#### 7. Selection of BOOT - SW capacitor

When using the Buck Boost application or Buck application, please input BOOT - SW capacitor  $0.1 \mu F$ .

#### 8. Phase Characteristics adjustment




Figure 25. COMP terminal Application Circuit Diagram

**About Application Stability Condition** 

The stability in LED voltage feedback system is achieved when the following conditions are met.

- (1) The phase delay when gain is 1(0dB) is below 150°C (or simply, phase margin >30°C).
- (2) The frequency (Unity Gain Frequency) when gain is 1(0dB) is <1/10 of switching frequency.

One way to assure stability based on phase margin adjustment is setting the Phase-lead fz close to switching frequency. In addition, the Phase-lag fp1 shall be decided based on COUT and Output impedance RL. Respective formula shall be as follows.

Phase-lead 
$$fz[Hz] = 1/(2\pi Rpc[\Omega]Cpc[F])$$

Phase-lag 
$$fp1[Hz] = 1/(2\pi RL [\Omega]Cout[F])$$

(Note) The output impedance calculated from RL = VOUT/IOUT

Good stability would be obtained when the fz is set between 1kHz to 10kHz.

It is important to keep in Mind that these are very loose guidelines, and adjustments may have to be made to ensure stability in the actual circuitry. It is also important to note that stability characteristics can change greatly depending on factors such as substrate layout and load conditions. Therefore, when designing for mass-production, stability should be thoroughly investigated and confirmed in the actual physical design.

#### 9. Setting of Over Voltage Protection(OVP)

Over voltage protection (OVP) is set from the external resistance ROVP1 and ROVP2. The setting described below will be important in the either boost, buck, buck-boost applications.




Figure 26. OVP Application Circuit

The OVP terminal detects the over voltage when at >2.0V (Typ) and stops the DC/DC switching. In addition, it detects the open condition when OVP terminal is at >2.0V (Typ) and LED1 to 4 pin voltage is at <0.3V (Typ), and the circuit is latched to OFF (Please refer to page 6, Protect Function). In preventing error in detection of OPEN, it is necessary that the resistor divide voltage of the maximum value of output voltage shall be less than the MIN value of OPEN detection voltage. Please set the ROVP1 and ROVP2 is such a way the formula shown below can be met.

$$Vout(Max)[V] \times \{ROVP1[\Omega]/(ROVP1[\Omega] + ROVP2[\Omega])\} < VOVPopen(Min)[V] \cdots (1)$$

Vout: DC/DC Output Voltage

VOVPopen: OVP Pin Open Detection Voltage

Sample 1: When V<sub>F</sub>=3.2V±0.3V LED is used in 8series

 $Vout(Max)[V] = 1.1V(LED\ control\ voltage\ Max) + (3.2V + 0.3V) \times 8 = 29.1V$ 

Open Detection OVP Pin Voltage VOVPopen~(Min)=1.9V If ROVP1=20k $\Omega$ , please set by ROVP2 > 286.3k $\Omega$  from (1)

Sample 2: VF=3.2V±0.3V LED is used in 3series

$$Vout(Max)[V] = 1.1V(LED\ control\ voltage\ Max) + (3.2V + 0.3V) \times 3 = 11.6V$$

Open Detection OVP Pin Voltage VOVPopen (Min) = 1.9V If ROVP1=20kΩ, please set by ROVP2 > 102.21kΩ from (1).

#### 10. Setting of Soft Start time

The soft start circuit minimizes the coil current at the input and overshoot at the output voltage during the start-up condition. A capacitance in the range of  $0.047\,\mu\text{F}$  is recommended. A capacitance of less than  $0.047\,\mu\text{F}$  may cause overshoot at the output voltage. However, a capacitance greater than  $0.47\,\mu\text{F}$  may cause massive reverse current through the parasitic elements when power supply is OFF and may damage the IC.

Soft start time TSS (Typ) is below.


$$TSS[s] = CSS[\mu F] \times 3.3[V] / 5[\mu A]$$
 CSS: The capacitance at SS terminal

#### 11. Check the Start up time

If the PWM duty at start up is small, the start up time is longer. If you want to setup the Startup Time shorter, small CPC value is available, but it needs phase margin check. Below data is PWM duty vs Startup Time of representative two conditions.

Condition 1 (Boost, below figure left side)

Vcc = 12V, Vout = 30V (assumed LED 8 series), RRT =  $27k\Omega$  (Fosc = 300kHz), CPC= $0.01\mu$ F, RPC= $5.1k\Omega$ , CSS =  $0.1\mu$ F, ROVP1 =  $20k\Omega$ , ROVP2 =  $360k\Omega$ 







Figure 27. PWM Duty vs Startup Time (Boost)

Condition 2 (Buck Boost, below figure right side)

Vcc = 12V, Vout = 20V (assumed LED 5 series), RRT = 27kΩ (Fosc = 300kHz), CPC=0.01μF, RPC=5.1kΩ, CSS = 0.1μF, ROVP1 = 30kΩ, ROVP2 = 360kΩ






Figure 28. PWM Duty vs Startup Time (Buck Boost)

Above data is only reference data. Actual Startup Time depends on layout pattern, parts value and part characteristics, Please verify your design by the actual measurements.

#### 12. EN restart check

EN restart when Vout voltage is remain, it possible to detect SCP. Please set the condition according to applications.

When use the Buck Boost or Buck application.

Please connect Vout and VDISC terminal and set EN=Low time refer to the below equation.

$$Tdisc[s] = \frac{3 \times Vout[V] \times Cout[F]}{4 \times IDISC[A]} < EN \ Low \ Time \ [s]$$

Regarding Tdisc details, please refer P.8.

When use the Boost application.

Please adjust CSS and Cpc value according to below. If Cpc value is changed, phase margin will changed, and if CSS value is changed, start up time is changed. Please verifying by actual measurements.

$$T1[s] = (\frac{0.4 + 2.7 \times n - VCC[V]}{0.4 + 2.7 \times n} \times \frac{1}{Fosc[kHz] \times RRT[kHz] \times 138\mu} + 1.56) \times Cpc[\mu F]/(0.46 \times Duty[\%])$$

$$T2[s] = CSS[\mu F] \times 0.61 + 29791/Fosc[kHz]$$

Please adjust CSS and Cpc value with T1[s] < T2[s]

n: LED series number RRT [ $k\Omega$ ]: RT resistance CSS [ $\mu$ F]: SS capacitor

VCC [V]: Power supply Cpc [µF]: COMP capacitor

Fosc [kHz]: DCDC Frequency Duty [%]: PWM Duty

Ex.) n=7, Vcc=7V, Fosc=300kHz, RRT=27k $\Omega$ , Cpc=0.01 $\mu$ F, CSS=0.1 $\mu$ F, PWM Duty = 1%

$$T1[s] = (\frac{0.4 + 2.7 \times 7 - 7}{0.4 + 2.7 \times 7} \times \frac{1}{300 \times 27 \times 138\mu} + 1.56) \times 0.01/(0.46 \times 1) = 46.3ms$$

$$T2[s] = 0.1 \times 0.61 + \frac{29791}{300} = 99.4ms$$

T1[s] < T2[s] This condition is OK.

#### 13. Verification of the operation by taking measurements

The overall characteristics may change based on load current, input voltage, output voltage, inductance, load capacitance, switching frequency, and PCB layout. We strongly recommend verifying your design by the actual measurements.

#### I/O Recommended Operating Range

The I/O recommended operating range (V<sub>CC</sub> vs V<sub>OUT</sub>) is shown as follows.

The graphs below are the recommended operating range of output voltage ( $V_{OUT}$ ) for the input voltage ( $V_{CC}$ ). The data mentioned below is the reference data for ROHM evaluation board. So please always check the behavior of the evaluation board before using this IC.




Figure 36. Buck-Boost, Fosc=2200kHz, I<sub>LED</sub>=200mA

32 35 YOUT [V]

32 35 VOUT [V]

Figure 35. Buck-Boost, Fosc=2200kHz, ILED=360mA

#### Additional parts for EMC

- 1. This part adjusts "Slew Rate" of high side FET.
- 2. This part decreases noise of current loop of high side FET.
- 3. This part decreases spectrum of high frequency on power line.
- 4. This low Pass Filter decreases noise of power line.
- 5. This common mode filter decreases noise of power line.
- 6. This snubber circuit decreases spectrum of high frequency of low side FET.
- 7. This snubber circuit decreases ringing of switching for low side FET.




Figure 37. Application parts for EMC

#### Attention Point for PCB Layout

The layout pattern influences characteristic, such as efficiency and a ripple greatly. So, it is necessary to examine carefully about it.

Boost DC/DC has "Loop1" (in the right side figure).
Placement of these parts should be compact. And wiring should be low-impedance (e.g. Cout's GND and DGND should be very near). Also, Back-Boost DC/DC has "Loop2". Placement of these parts and wiring should be compact and low-impedance (e.g. Cin's GND and D1's GND should be very near).




Figure 38. Circuit of DC/DC block




Figure 39. BD81A24EFV-M PCB TOP-layer

Calculation of Power Consumption (Case of Buck Boost application)

$Pc = Icc \times VCC$	· · · ①Circuit Power
$+Ciss1 \times VREG \times Fsw \times VREG$	· · · ②Boost FET Power
$+Ciss2 \times VREG \times Fsw \times VREG$	· · · ③Buck FET Power
$+\{VLED\times M+\Delta Vf\times (M-1)\}\times ILED$	· · · ④Current Driver Power
$+R_{on}FET \times IFET \times IFET$	• • • ⑤Built-in Boost FET Power
$IL\_AVG = (VCC + Vout) \times Iout / (\eta \times VCC)$	· · · ⑥Inductance Average Current
$Iout = ILED \times 1.05 \times M$	· · · ⑦LED Output Current
$Vout = (Vf + \Delta Vf) \times N + VLED$	· · · ®DC/DC Output Voltage
$IFET = IL_{AVG} \times Vout / (VCC + Vout)$	• • •

Pc[W]	IC Power Consumption	Icc[A]	:	Max Circuit Current	VCC [V]	: P	ower Supply Voltage
Ciss1[F]	: Boost FET Gate Capacitance	Ciss2[F]	:	Buck FET Gate Capacity	VREG[V]	: VI	REG Voltage
Fsw[Hz]	: Switching Frequency	VLED[V]	:	LED Control Voltage	ILED [A]	: LE	ED Output Current
N	: Number of LED in series	M	:	Number of LED Parallel	Vf [V]	: LE	ED Forward Voltage
∆Vf[V]	: LED Vf tolerance	$RonFET[\Omega]$	:	Boost FET ON Resistance	η	: E1	fficiency

# <Sample Calculation>

Buck Boost application, Icc=10mA, VCC=12V, Ciss1=65pF, Ciss2=2000pF, VREG=5V, Fsw=2200kHz, VLED=1V, ILED=50mA, N=7, M=4, Vf=3.5V,  $\Delta$ Vf=0.5V, n=80%, RonFET=0.8 $\Omega$ 

$$Vout = (3.5V + 0.5V) \times 7 \ series + 1V = 29V$$

$$Iout = 50mA \times 1.05 \times 4 \ parallel = 0.21A$$


$$IL\_AVG = (12 + 29V)/12V \times 0.21A/0.8 = 0.897A$$

$$IFET = 0.897A \times 29V/(12V + 29V) = 0.634A$$

$$Pc = 10mA \times 12V + 65pF \times 5V \times 2200kHz \times 5V + 2000pF \times 5V \times 2200kHz \times 5V + \{1.0V \times 4 + 0.5V \times (4 - 1)\} \times 50mA + 0.8\Omega \times 0.634A \times 0.634A = 0.830[W]$$

The above mentioned is a simple calculation and sometimes the value may differ from the actual value.

# I/O Equivalence Circuit



All values are Typ value.

#### **Operational Notes**

#### 1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

#### 2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

# 3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

# 4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

#### 5. Thermal Consideration

Should by any chance the power dissipation rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, increase the board size and copper area to prevent exceeding the Pd rating.

#### 6. Recommended Operating Conditions

These conditions represent a range within which the expected characteristics of the IC can be approximately obtained. The electrical characteristics are guaranteed under the conditions of each parameter.

#### 7. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

#### 8. Operation Under Strong Electromagnetic Field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

#### 9. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

# 10. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

#### 11. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

# **Operational Notes - continued**

## 12. Regarding the Input Pin of the IC

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):

When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode. When GND > Pin B, the P-N junction operates as a parasitic transistor.

Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.




Figure 40. Example of monolithic IC structure

#### 13. Ceramic Capacitor

When using a ceramic capacitor, determine the dielectric constant considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.

#### 14. Area of Safe Operation (ASO)

Operate the IC such that the output voltage, output current, and power dissipation are all within the Area of Safe Operation (ASO).

# 15. Thermal Shutdown Circuit(TSD)


This IC has a built-in thermal shutdown circuit that prevents heat damage to the IC. Normal operation should always be within the IC's power dissipation rating. If however the rating is exceeded for a continued period, the junction temperature (Tj) will rise which will activate the TSD circuit that will turn OFF all output pins. When the Tj falls below the TSD threshold, the circuits are automatically restored to normal operation.

Note that the TSD circuit operates in a situation that exceeds the absolute maximum ratings and therefore, under no circumstances, should the TSD circuit be used in a set design or for any purpose other than protecting the IC from heat damage.


#### 16. Over Current Protection Circuit (OCP)

This IC incorporates an integrated overcurrent protection circuit that is activated when the load is shorted. This protection circuit is effective in preventing damage due to sudden and unexpected incidents. However, the IC should not be used in applications characterized by continuous operation or transitioning of the protection circuit.


#### **Ordering Information**



# **Marking Diagram**



Part Number Marking	Package	Orderable Part Number
BD81A24MUV	VQFN28SV5050	BD81A24MUV-ME2
BD81A24EFV	HTSSOP-B28	BD81A24EFV-ME2



www.rohm.com	
© 2016 ROHM Co., I	Ltd. All rights reserved.
TS722111 . 15 . 001	J


Reel

Pin 1

The direction is the pin 1 of product is at the upper left

when you hold reel on the left hand and you pull out the tape on the right hand

Direction of feed



**Revision History** 

evision mistor	<u>y                                    </u>	·
Date	Revision	Changes
2016/2/8	001	New
2016/4/26	002	P.9 Absolute Maximum Ratings PWM, SYNC and EN terminal.  Before: -0.3 to +7 < VCC After: -0.3 to +7  P.10 Thermal Resistance 2 internal layers / Copper Pattern, Bottom / Copper Pattern Before: 74.2mm²(Square) After: 74.2mm x 74.2mm  P.30 I/O Equivalence Circuit Change RT, OUTH and EN terminal.
2016/10/19	003	P.12 Change the PWM Frequency Limit Max value 15kHz to 20kHz.

# **Notice**

#### **Precaution on using ROHM Products**

1. If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment (Note 1), aircraft/spacecraft, nuclear power controllers, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

JAPAN	USA	EU	CHINA	
CLASSⅢ	О 400 Т	CLASS II b	OL 400 TF	
CLASSIV	CLASSⅢ	CLASSⅢ	CLASSⅢ	

- 2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
  - [a] Installation of protection circuits or other protective devices to improve system safety
  - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are not designed under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
  - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
  - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
  - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
  - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
  - If Sealing or coating our Products with resin or other coating materials
  - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
  - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

# Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

# **Precautions Regarding Application Examples and External Circuits**

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

#### **Precaution for Electrostatic**

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

# **Precaution for Storage / Transportation**

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
  - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
  - [b] the temperature or humidity exceeds those recommended by ROHM
  - [c] the Products are exposed to direct sunshine or condensation
  - [d] the Products are exposed to high Electrostatic
- Even under ROHM recommended storage condition, solderability of products out of recommended storage time period
  may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is
  exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

### **Precaution for Product Label**

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

#### **Precaution for Disposition**

When disposing Products please dispose them properly using an authorized industry waste company.

#### **Precaution for Foreign Exchange and Foreign Trade act**

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

#### **Precaution Regarding Intellectual Property Rights**

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
- 2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
- 3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

#### Other Precaution

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

Notice-PAA-E Rev.003

#### **General Precaution**

- 1. Before you use our Products, you are requested to care fully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of a ny ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this docume nt is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sale s representative.
- 3. The information contained in this doc ument is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.

**Notice – WE** © 2015 ROHM Co., Ltd. All rights reserved. Rev.001



# BD81A24EFV-M - Web Page

**Distribution Inventory** 

Part Number	BD81A24EFV-M
Package	HTSSOP-B28
Unit Quantity	2500
Minimum Package Quantity	2500
Packing Type	Taping
Constitution Materials List	inquiry
RoHS	Yes