


# Low drop adjustable positive voltage regulator


**BA1117FP**

## ●Features


- Low dropout voltage:
  - 1.2 V typ. (at  $I_o = 1\text{ A}$ ,  $25^\circ\text{C}$ )
- Output current up to 1 A
- Adjustable version availability ( $V_{REF} = 1.25\text{ V}$ )
- Internal current and thermal limit
- Available in  $\pm 1\%$  (at  $25^\circ\text{C}$ ) and 2% in full temperature range
- High supply voltage rejection:
  - 75 dB typ. (at  $25^\circ\text{C}$ )
- Temperature range:  $0^\circ\text{C}$  to  $105^\circ\text{C}$
- Designed to use by ceramic capacitors



## ●Description

The BA1117FP is a low drop voltage regulator able to provide up to 1 A of output current, available in adjustable versions ( $V_{REF} = 1.25\text{ V}$ ). The device is supplied in: TO252-3 and TO220-3. Surface mounted packages optimize the thermal characteristics while offering a relevant space saving advantage. High efficiency is assured by NPN pass transistor. Only a very common 22 $\mu\text{F}$  minimum capacitor is needed for stability. Chip trimming allows the regulator to reach a very tight reference voltage tolerance, within  $\pm 1\%$  at  $25^\circ\text{C}$ .

## ●Typical Application



$$V_{REF} = 1.25\text{ V (Typ.)}$$

$$I_{ADJ} = 60\text{ }\mu\text{A (Typ.)}$$


$$V_O = V_{REF} \times (1 + R_2 / R_1) + I_{ADJ} \times R_2$$

**Table1. Device summary**

Order codes		Output voltage
TO252-3	TO220-3	
BA1117FP-E2	Under development	Adjustable from 1.25 V


## ● Diagram

Figure 1. Block diagram



## ● Pin configuration

**Figure 2. Pin connections (top view)**



*Note:* The TAB is connected to the VOUT.

## ● Maximum ratings

**Table 2. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
V <sub>IN</sub>	DC input voltage	15	V
P <sub>D</sub>	Power dissipation	12	W
T <sub>STG</sub>	Storage temperature range	-55 to +150	°C
T <sub>OP</sub>	Operating junction temperature range	0 to +105	°C

*Note: Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied. Beyond the above suggested max. power dissipation, a short-circuit may permanently damage the device.*

**Table 3. Thermal data**

Symbol	Parameter	TO252-3	TO220-3	Unit
R <sub>thJA</sub>	Thermal resistance junction-ambient	156.3	67.5	°C/W

## ●Electrical characteristics

Refer to the test circuits,  $T_J = 0$  to  $105^\circ\text{C}$ ,  $C_O = 22\text{ }\mu\text{F}$ ,  $C_I = 10\text{ }\mu\text{F}$ , unless otherwise specified.

**Table 4. Electrical characteristics of BA1117 (Adjustable)**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_O$	Reference Voltage	$V_I = 5.3\text{ V}$ , $I_O = 10\text{ mA}$ , $T_J = 25^\circ\text{C}$	1.238	1.250	1.262	V
$V_O$	Reference Voltage	$I_O = 10\text{ mA}$ to $1\text{ A}$ , $V_I = 2.75$ to $10\text{ V}$	1.225		1.27	V
$\Delta V_O$	Line regulation	$V_I = 2.75\text{ V}$ to $8\text{ V}$ , $I_O = 0\text{ mA}$		1	6	mV
$\Delta V_O$	Load regulation	$V_I = 2.75\text{ V}$ , $I_O = 0$ to $1\text{ A}$		1	10	mV
$\Delta V_O$	Temperature stability			0.5		%
$\Delta V_O$	Long term stability	1000hrs, $T_J = 105^\circ\text{C}$		0.3		%
$V_I$	Operating input voltage	$I_O = 100\text{ mA}$			10	V
$I_{ADJ}$	Adjustment Pin Current	$V_I \leq 10\text{ V}$		60	120	$\mu\text{A}$
$\Delta I_{ADJ}$	Adjustment Pin Current Change	$V_I - V_O = 1.4$ to $10\text{ V}$ , $I_O = 10\text{ mA}$ to $1\text{ A}$		0.2	5	$\mu\text{A}$
$I_{O(\min)}$	Minimum Load Current	$V_I = 10\text{ V}$		1.7	5	mA
$I_O$	Output current	$V_I - V_O = 5\text{ V}$ , $T_J = 25^\circ\text{C}$	1000	1700		mA
eN	Output noise voltage	$B = 10\text{ Hz}$ to $10\text{ kHz}$ , $T_J = 25^\circ\text{C}$		100		$\mu\text{V}$
SVR	Supply voltage rejection	$I_O = 40\text{ mA}$ , $f = 120\text{ Hz}$ $V_I - V_O = 3\text{ V}$ , $V_{\text{ripple}} = 1\text{ V}_{PP}$ ,	60	75		dB
$V_D$	Dropout voltage	$I_O = 100\text{ mA}$		1	1.10	V
		$I_O = 500\text{ mA}$		1.05	1.15	V
		$I_O = 1\text{ A}$		1.20	1.40	V
$\Delta V_{O(pwr)}$	Thermal regulation	$T_a = 25^\circ\text{C}$ , 30 ms pulse		0.08	0.2	%/W

●Electrical characteristics (reference data)




Figure 3. Dropout voltage




Figure 4. Temperature Stability




Figure 5. Supply voltage rejection




Figure 6. Supply voltage rejection vs Io

●Electrical characteristics (reference data)




Figure 7. Load regulation




Figure 8. Adjustment pin current




Figure 9. Load regulation vs  $V_o$




Figure 10. Load Transient Response  
(0→0.5A)  
 $C_o=22\mu\text{F}$

## ●BA1117 adjustable: application note

The BA1117 adjustable has a thermal stabilized  $1.25 \pm 0.012\text{V}$  reference voltage between the  $V_{\text{OUT}}$  and  $\text{ADJ}$  pins.  $I_{\text{ADJ}}$  is  $60\mu\text{A}$  typ. ( $120\mu\text{A}$  max.) and  $\Delta I_{\text{ADJ}}$  is  $0.2\mu\text{A}$  typ ( $5\mu\text{A}$  max.).  $R_1$  is normally fixed to  $120\ \Omega$ .

$$V_O = V_{\text{REF}} + R_2 (I_{\text{ADJ}} + I_{R1}) = V_{\text{REF}} + R_2 (I_{\text{ADJ}} + V_{\text{REF}} / R_1) = V_{\text{REF}} (1 + R_2 / R_1) + R_2 \times I_{\text{ADJ}}.$$


In normal applications the  $R_2$  value is in the range of a few  $\text{k}\Omega$ , so the  $R_2 \times I_{\text{ADJ}}$  product can not be considered in the  $V_O$  calculation; the above expression then becomes:

$$V_O = V_{\text{REF}} (1 + R_2 / R_1).$$


In order to have a better load regulation it is important to realize a good Kelvin connection of  $R_1$  and  $R_2$  resistors. In particular, the  $R_1$  connection must be realized very close to the  $V_{\text{OUT}}$  and  $\text{ADJ}$  pins, while the  $R_2$  ground connection must be placed as near as possible to the negative load pin. Ripple rejection can be improved by introducing a  $10\mu\text{F}$  electrolytic capacitor placed in parallel to the  $R_2$  resistor (see Figure 11, 12).

The output capacitor is critical in maintaining regulator stability, and must meet the required conditions for both minimum amount of capacitance and ESR (Equivalent Series Resistance). The minimum output capacitance required by the BA1117FP is  $22\mu\text{F}$ , if a ceramic/tantalum capacitor is used. Any increase of the output capacitance will merely improve the loop stability and transient response. The ESR of the output tantalum capacitor should range between  $0.3\ \Omega$  -  $5\ \Omega$ .

**Figure. 11 Adjustable output voltage application**



**Figure. 12 Adjustable output voltage application with improved ripple rejection**






## ●Input- to-Output Capacitor

It is recommended that a capacitor is placed very close between Input pin and GND, output pin and GND.

A capacitor, between input pin and GND, is valid when the power supply impedance is high or the trace is long. Also as for a capacitor, between output pin and GND, the greater the capacity, more sustainable the line regulation and it makes improvement of the characteristics depending on the load. However, please check the actual functionality of this part by mounting on a board for the actual application. Ceramic capacitor usually have different, thermal and equivalent series characteristics, and moreover capacitance decreases gradually in use.

For additional detail, please check the manufacturer, and select the best ceramic capacitor for your application.



Ceramic capacitor capacity – DC bias characteristics  
(Characteristics example)

## ●Operational Notes

(1). Absolute maximum ratings

An excess in the absolute maximum ratings, such as supply voltage, temperature range of operating conditions, etc., can break down the devices, thus making impossible to identify damage mode, such as a short circuit or an open circuit. If there is any possibility of exposure over the rated values, please consider adding circuit protection devices, such as fuses.

(2). Connecting the power supply connector backward

Connecting of the power supply in reverse polarity can damage IC. Take precautions when connecting the power supply lines. An external direction diode can be added.

(3). Power supply lines

Design PCB layout pattern to provide low impedance GND and supply lines. To obtain a low noise ground and supply line, separate the ground section and supply lines of the digital and analog blocks. Furthermore, for all power supply terminals to ICs, connect a capacitor between the power supply and the GND terminal. When using electrolytic capacitors in the circuit, note that capacitance values are reduced at low temperatures and over time.

(4). GND voltage

The potential of GND pin must be minimum potential under all operating conditions.

(5). Thermal design

Use a thermal design that allows for a sufficient margin in light of the power dissipation (Pd) in actual operating conditions.

(6). Inter-pin shorts and mounting errors

Use caution when positioning the IC for mounting on printed circuit boards. The IC may be damaged if there is any connection error or if pins are shorted together.

(7). Actions in strong electromagnetic field

Use caution when using the IC in the presence of a strong electromagnetic field as this may cause the IC to malfunction.

(8). ASO

When using the IC, set the output transistor so that it does not exceed absolute maximum ratings or ASO.

(9). Thermal shutdown circuit

The IC incorporates a built-in thermal shutdown circuit (TSD circuit). The thermal shutdown circuit (TSD circuit) is designed only to shut the IC off to prevent thermal runaway. It is not designed to protect the IC or guarantee its operation. Do not continue to use the IC after operating this circuit or use the IC in an environment where the operation of this circuit is assumed.

(10). Testing on application boards

When testing the IC on an application board, connecting a capacitor to a pin with low impedance subjects the IC to stress. Always discharge capacitors after each process or step. Always turn the IC's power supply before connecting it or removing it from a jig or fixture during the inspection process. Ground the IC during assembly steps as an antistatic measure. Use similar precaution when transporting or storing the IC.

## (11). Regarding input pin of the IC


This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of these P layers with the N layers of other elements, creating a parasitic diode or transistor. For example, the relation between each potential is as follows:

When  $V_o > \text{Pin A}$  and  $V_o > \text{Pin B}$ , the P-N junction operates as a parasitic diode.

When  $V_o > \text{Pin B}$ , the P-N junction operates as a parasitic transistor.

Parasitic diodes can occur inevitable in the structure of the IC.


The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Accordingly, methods by which parasitic diodes operate, such as applying a voltage that is lower than the  $V_o$  (P substrate) voltage to an input pin, should not be used.



## (12). Ground Wiring Pattern.

When using both small signal and large current GND patterns, it is recommended to isolate the two ground patterns, placing a single ground point at the ground potential of application so that the pattern wiring resistance and voltage variations caused by large currents do not cause variations in the small signal ground voltage. Be careful not to change the GND wiring pattern of any external components, either.


## ●Physical Dimension/Tape and Reel Information

**TO252-3**


(Unit : mm)

**<Tape and Reel information>**

Tape	Embossed carrier tape
Quantity	2000pcs
Direction of feed	E2 ( The direction is the 1pin of product is at the lower left when you hold reel on the left hand and you pull out the tape on the right hand )




**TO220FP-3**



(Unit : mm)

<Tape and Reel information>

Container	Tube
Quantity	500pcs
Direction of feed	Direction of products is fixed in a container tube



\* Order quantity needs to be multiple of the minimum quantity.

## ● Marking Diagram

